

FEATURES

General

- Low power HDMI/DVI transmitter ideal for portable applications
- CEC controller and buffer reduce system overhead
- Incorporates HDMI (v.1.3 with x.v.Color) technology
- Compatible with DVI v.1.0 and HDCP 1.3
- Single 1.8 V power supply
- Video/audio inputs accept logic levels from 1.8 V to 3.3 V

Digital video

- 80 MHz operation supports all HDTV resolutions from 480i to 1080i
- Programmable 2-way color space converter
- Supports RGB, YCbCr, and DDR
- Supports ITU656-based embedded syncs
- Automatic input video format timing detection (CEA-861D)

Digital audio

- Supports standard S/PDIF for stereo LPCM or compressed audio up to 192 kHz
- 8-channel, uncompressed LPCM I²S audio up to 192 kHz

Special features for easy system design

- Embedded HDCP keys
- On-chip MPU with I²C master to perform HDCP operations and EDID reading operations
- 5 V tolerant I²C and HPD I/Os, no extra device needed
- No audio master clock needed for supporting S/PDIF and I²S
- On-chip MPU reports HDMI events through interrupts and registers

APPLICATIONS

- Digital video cameras
- Digital still cameras
- Personal media players
- DVD players and recorders
- Digital set-top boxes
- A/V receivers
- HDMI repeaters/splitters

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

GENERAL DESCRIPTION

The ADV7520 is an 80 MHz, High-Definition Multimedia Interface (HDMI™) transmitter with consumer electronic control (CEC). It supports HDTV formats up to 720p and 1080i and computer graphic resolutions up to XGA (1024 × 768 @ 75 Hz). With the inclusion of HDCP, the ADV7520 allows the secure transmission of protected content, as specified by the HDCP 1.3 protocol.

The ADV7520 supports x.v.Color™ (Gamut Metadata) for a wider color gamut.

The ADV7520 supports both S/PDIF and 8-channel I²S audio. Its high fidelity, 8-channel I²S can transmit either stereo or 7.1 surround audio at 192 kHz. The S/PDIF can carry stereo linear

pulse-code modulation (LPCM) audio or compressed audio, including Dolby® Digital and DTS®.

The ADV7520 helps reduce system design complexity and cost by incorporating features such as an internal microprocessor for high-bandwidth digital content protection (HDCP) operations, an I²C® master for extended display identification data (EDID) reading, a single 1.8 V power supply, and 5 V tolerance on the I²C and hot plug detect pins. For additional information and resources, see the Applications Information section.

Fabricated in an advanced CMOS process, the ADV7520 is available in a space saving, 64-lead LFCSP. The package is RoHS compliant and is specified for -25°C to +85°C operation.

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

Features	1	ESD Caution.....	4
Applications.....	1	Terminology.....	5
Functional Block Diagram	1	Applications Information	6
General Description	1	Design Resources	6
Revision History	2	Document Conventions	6
Specifications.....	3	Outline Dimensions	7
Absolute Maximum Ratings.....	4	Ordering Guide	7
Explanation of Test Levels.....	4		

REVISION HISTORY

5/08—Revision 0: Initial Version

SPECIFICATIONS

Table 1.

Parameter	Conditions	Temp	Test Level ¹	Min	Typ	Max	Unit
DIGITAL INPUTS							
Input Voltage, High (V_{IH})		Full	VI	1.4		3.5	V
Input Voltage, Low (V_{IL})		Full	VI	-0.3		+0.7	V
Input Capacitance		25°C	VIII			1.5	pF
THERMAL CHARACTERISTICS							
Thermal Resistance							
Junction-to-Case (θ_{JC})			V		15.2		°C/W
Junction-to-Ambient (θ_{JA})			V		59		°C/W
Ambient Temperature		Full	V	-25	+25	+85	°C
DC SPECIFICATIONS							
Input Leakage Current (I_{IL})		Full	VI	-1		+1	μA
AC SPECIFICATIONS							
CLK Frequency		Full	IV	13.5		80	MHz
TMDS Output CLK Duty Cycle		Full	IV	48		52	%
Input Data Setup Time		Full	IV	1			ns
Input Data Hold Time		Full	IV	0.7			ns
TMDS Differential Swing			VI	900	1000	1100	mV
VSYNC and HSYNC Delay from DE Falling Edge			IV		1		UI ²
VSYNC and HSYNC Delay to DE Rising Edge			IV		1		UI ²
Differential Output Swing							
Low-to-High Transition Time		25°C	VII	75	175		ps
High-to-Low Transition Time		25°C	VII	75	175		ps
AUDIO AC TIMING							
Sample Rate	I ² S and S/PDIF	Full	IV	32		192	kHz
I ² S Setup Time		25°C	IV	2			ns
I ² S Hold Time		25°C	IV	2			ns

¹ See the Explanation of Test Levels section.² UI = unit interval.

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
Digital Inputs	-0.3 V to +5 V
Digital Output Current	20 mA
Operating Temperature Range	-40°C to +100°C
Storage Temperature Range	-65°C to +150°C
Maximum Junction Temperature	150°C
Maximum Case Temperature	150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

EXPLANATION OF TEST LEVELS

- I. 100% production tested.
- II. 100% production tested at 25°C and sample tested at specified temperatures.
- III. Sample tested only.
- IV. Parameter is guaranteed by design and characterization testing.
- V. Parameter is a typical value only.
- VI. 100% production tested at 25°C; guaranteed by design and characterization testing.
- VII. Limits defined by HDMI specification; guaranteed by design and characterization testing.
- VIII. Guaranteed by design.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

TERMINOLOGY

480i, 480p, 576i, 576p, 720p, 1080i, 1080p

Common video modes—refer to EIA/CEA-861-D for more information.

VGA, SVGA, XGA, SXGA, UXGA

Common graphics modes—refer to www.VESA.org for more information.

CEC

Consumer electronics control is used to unify remotes of differing make to perform a given task with one-button touch.

DDC

Display data channel is used to communicate between to the source and sink to determine sink capabilities. It is also used as the HDCP key communications channel.

DDR

Double data rate clocks capture data on both the rising and falling edge of the clock.

EDID

Extended display identification is used to store monitor (sink) capabilities in an EEPROM.

HBR

High bit rate audio is used to define sample rates greater than 192 kB.

HDCP

High bandwidth digital content protection is a method of protecting content from unauthorized digital copying.

HDMI

High-Definition Multimedia Interface is composed of three TMDS differential data channels and one differential clock channel. It is defined to include video streams up to 3.7 Gbps as well as audio.

I²C

Inter-IC Communications is a Philips two-wire serial bus for low speed (up to 400 kHz) data.

I²S

Inter-IC Sound is a serial Philips bus designed specifically for audio.

LPCM

Linear pulse code modulation is a method of encoding audio samples.

RGB

Red, green, blue is the standard definition for three-color graphics and video.

TMDS

Transition minimized differential signaling is the format used by the three data channels in HDMI. This encodes eight bits into 10 bits and serializes them.

x.v.Color

This is feature of HDMI v.1.3 in which the color gamut can be extended or altered beyond the normal range to accommodate a given sink.

YCrCb

This is a common color format for video where the Y component is luminance and the Cr and Cb signals are color difference signals. 4:4:4 defines a Y, Cr, and Cb for each pixel; 4:2:2 defines a Y for each pixel and a sharing of Cr and Cb between two sequential pixels. In this manner, compression of 33% is possible.

APPLICATIONS INFORMATION

DESIGN RESOURCES

The following resources, as well as evaluation kits, reference design schematics, and other support documentation, are available after signing an NDA available from flatpanel_apps@analog.com. Users can access a programming guide, a hardware user guide, a software driver user guide, and software driver source code after signing an NDA.

Other references include the following:

EIA/CEA-861-D, a technical specifications document, describes audio and video InfoFrames, as well as the E-EDID structure for HDMI. It is available from the Consumer Electronics Association (CEA).

High-Definition Multimedia Interface Specification Version 1.3, a defining document for HDMI v.1.3, and the *High-Definition Multimedia Interface Compliance Test Specification Version 1.3a* are available from HDMI Licensing, LLC.

High-Bandwidth Digital Content Protection System Revision 1.3, the defining technical specifications document for the HDCP v.1.3, is available from Digital Content Protection, LLC.


DOCUMENT CONVENTIONS

In this data sheet, data is represented using the conventions described in Table 3.

Table 3. Document Conventions

Data Type	Format
0xNN	Hexadecimal (Base 16) numbers are represented using the C language notation, preceded by 0x.
0bNN	Binary (Base 2) numbers are represented using the C language notation, preceded by 0b.
NN	Decimal (Base 10) numbers are represented using no additional prefixes or suffixes.
Bit	Bits are numbered in little endian format; that is, the least significant bit of a byte or word is referred to as Bit 0.

OUTLINE DIMENSIONS



*COMPLIANT TO JEDEC STANDARDS MO-220-VMM4-4 EXCEPT FOR EXPOSED PAD DIMENSION

Figure 3. 64-Lead Lead Frame Chip Scale Package [LFCSQ_VQ]
 9 mm × 9 mm Body, Very Thin Quad
 (CP-64-1)
 Dimensions shown in millimeters

063004-B

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
ADV7520BCPZ-80 ¹	-25°C to +85°C	64-Lead Lead Frame Chip Scale Package [LFCSQ_VQ]	CP-64-1
ADV7520/PCBZ ¹		Evaluation Board	

¹ Z = RoHS Compliant Part.

ADV7520

NOTES

Purchase of licensed I²C components of Analog Devices or one of its sublicensed Associated Companies conveys a license for the purchaser under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips.

©2008 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.
D07349-0-5/08(0)



www.analog.com