FEATURES

ADG901 absorptive switch
ADG902 reflective switch
Enables user to pass dc signals up to 0.5 V without dc blocking capacitor
Operational from 0 Hz up to 4.5 GHz at −3 dB frequency
40 dB off isolation at 1 GHz typical
0.8 dB insertion loss at 1 GHz typical
17 dBm P1dB at 1 GHz typical
Available in 3 mm × 3 mm, 8-lead MSOP and 8-lead LFCSP
<1 μA power consumption
CMOS/LVTTL control logic
Specified at 1.65 V to 2.75 V

APPLICATIONS

Wireless communications
General purpose RF switching
Dual-band applications
High speed filter selection
Digital transceiver front-end switch
IF switching
Tuner modules
Antenna diversity switching list

GENERAL DESCRIPTION

The ADG901/ADG902 are wideband switches that use a complementary metal-oxide semiconductor (CMOS) process to provide high isolation and low insertion loss to 1 GHz. The ADG901 is an absorptive (matched) switch with 50 Ω terminated shunt legs, while the ADG902 is a reflective switch. These devices are designed such that the isolation is high over the dc to 1 GHz frequency range. These switches enable the user to pass dc signals up to 0.5 V without the use of a dc blocking capacitor. They have on-board CMOS control logic, thus eliminating the need for external controlling circuitry. The control inputs are both CMOS and LVTTL compatible. The low power consumption of these CMOS devices makes them ideally suited to wireless applications and general-purpose high frequency switching.

FUNCTIONAL BLOCK DIAGRAMS

Figure 1. ADG901

Figure 2. ADG902

PRODUCT HIGHLIGHTS

1. 40 dB Off Isolation at 1 GHz
2. 0.8 dB Insertion Loss at 1 GHz
3. 17 dBm P1dB at 1 GHz

Figure 3. Off Isolation vs. Frequency
TABLE OF CONTENTS

Features .............................................................................................. 1
Applications....................................................................................... 1
Functional Block Diagrams............................................................. 1
General Description......................................................................... 1
Product Highlights ........................................................................... 1
Revision History ............................................................................... 2
Specifications..................................................................................... 3
  Continuous Current Per Channel ................................................ 4
  Absolute Maximum Ratings.......................................................... 5

REVISION HISTORY

11/2017—Rev. C to Rev. D
Deleted Figure 3; Renumbered Sequentially................................. 1
Added Figure 2; Renumbered Sequentially ..................................... 1
Changes to Features Section, Figure 1, General Description
Section, and Product Highlights Section ...................................... 1
Deleted Endnote 4, Table 1; Renumbered Sequentially .......... 3
Change to −3 dB Frequency Parameter, Table 1......................... 3
Added Table 2; Renumbered Sequentially ................................... 4
Changes to Table 3............................................................................ 5
Change to Figure 4 ........................................................................... 6
Changes to Ordering Guide ......................................................... 12

5/2016—Rev. B to Rev. C
Changes to Figure 4 and Table 3 .................................................... 5
Added Figure 5; Renumbered Sequentially ................................... 5
Updated Outline Dimensions ......................................................... 12
Changes to Ordering Guide .......................................................... 13

10/2015—Rev. A to Rev. B
Changes to Figure 1 ................................................................. 1
Changes to Table 1 ................................................................. 3
Changes to Ordering Guide ......................................................... 12

10/2004—Rev. 0 to Rev. A
Changes to Features ................................................................. 1
Changes to Product Highlights .................................................. 1
Changes to Specifications ......................................................... 2
Changes to Ordering Guide ........................................................ 3
Change to ADG9xx Evaluation Board Section ....................... 9
Changes to Ordering Guide ......................................................... 10

8/2003—Revision 0: Initial Version

ESD Caution .................................................................................. 5
Pin Configurations and Function Descriptions ...................... 6
Typical Performance Characteristics ...................................... 7
Terminology ................................................................................... 9
Test Circuits ................................................................................. 10
Applications Information .......................................................... 11
  Absorptive vs. Reflective Switches ........................................ 11
ADG901/ADG902 Evaluation Board ....................................... 12
Outline Dimensions .............................................................. 13
Ordering Guide ........................................................................... 13
### SPECIFICATIONS

\( V_{DD} = 1.65 \text{ V to 2.75 V, GND = 0 V, input power = 0 dBm, all specifications } T_{MIN} \text{ to } T_{MAX} \), unless otherwise specified.\(^1\)

#### Table 1.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Test Conditions/Comments</th>
<th>B Version</th>
<th></th>
<th></th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>AC ELECTRICAL CHARACTERISTICS</strong></td>
<td></td>
<td></td>
<td></td>
<td>Min</td>
<td>Typ(^2)</td>
<td>Max</td>
</tr>
<tr>
<td>Operating Frequency(^3)</td>
<td></td>
<td>DC</td>
<td>25</td>
<td>2.5</td>
<td></td>
<td>GHz</td>
</tr>
<tr>
<td>−3 dB Frequency</td>
<td></td>
<td>0 V dc bias</td>
<td>4.5</td>
<td>7</td>
<td></td>
<td>dBm</td>
</tr>
<tr>
<td>Input Power</td>
<td></td>
<td>0.5 V dc bias</td>
<td>16</td>
<td>16</td>
<td></td>
<td>dBm</td>
</tr>
<tr>
<td>Insertion Loss(^3)</td>
<td></td>
<td>S(<em>{21}, S</em>{12}) DC to 100 MHz; V(_{DD}) = 2.5 V ± 10%</td>
<td>0.4</td>
<td>0.7</td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td></td>
<td></td>
<td>500 MHz; V(_{DD}) = 2.5 V ± 10%</td>
<td>0.5</td>
<td>0.8</td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1000 MHz; V(_{DD}) = 2.5 V ± 10%</td>
<td>0.8</td>
<td>1.25</td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td>Isolation—RF1 to RF2</td>
<td></td>
<td>S(<em>{21}, S</em>{12}) 100 MHz</td>
<td>60</td>
<td>61</td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td>CP Package</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Isolation—RF1 to RF2</td>
<td></td>
<td>S(<em>{21}, S</em>{12}) 500 MHz</td>
<td>43</td>
<td>45</td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td>RM Package</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Return Loss (On Channel)</td>
<td></td>
<td>S(<em>{11}, S</em>{22}) DC to 100 MHz</td>
<td>20</td>
<td>28</td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td>Return Loss (Off Channel)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>On Switching Time</td>
<td></td>
<td>t(_{ON}) 50% CTRL to 90% RF</td>
<td>3.6</td>
<td>6</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>Off Switching Time</td>
<td></td>
<td>t(_{OFF}) 50% CTRL to 10% RF</td>
<td>5.8</td>
<td>9.5</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>Rise Time</td>
<td></td>
<td>t(_{Rise}) 10% to 90% RF</td>
<td>3.1</td>
<td>5.5</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>Fall Time</td>
<td></td>
<td>t(_{Fall}) 90% to 10% RF</td>
<td>6.0</td>
<td>8.5</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>1 dB Compression</td>
<td></td>
<td>P1dB 1000 MHz</td>
<td>17</td>
<td></td>
<td></td>
<td>dBm</td>
</tr>
<tr>
<td>Third-Order Intermodulation Intercept</td>
<td></td>
<td>IP3 900 MHz/901 MHz, 4 dBm</td>
<td>28.5</td>
<td>36</td>
<td></td>
<td>dBm</td>
</tr>
<tr>
<td>Video Feedthrough(^4)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mV p-p</td>
</tr>
<tr>
<td><strong>DC ELECTRICAL CHARACTERISTICS</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Input High Voltage</td>
<td>V(_{INH})</td>
<td>V(_{DD}) = 2.25 V to 2.75 V</td>
<td>1.7</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input Low Voltage</td>
<td>V(_{INL})</td>
<td>V(_{DD}) = 1.65 V to 1.95 V</td>
<td>0.65 V(_{DD})</td>
<td>0.7</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Input Leakage Current</td>
<td>I(_{I})</td>
<td>0 ≤ V(_{IN}) ≤ 2.75 V</td>
<td>±0.1</td>
<td>±1</td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td><strong>CAPACITANCE</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RF1/RF2, RF Port On Capacitance</td>
<td>C(_{RF on})</td>
<td>f = 1 MHz</td>
<td>1.2</td>
<td></td>
<td></td>
<td>pF</td>
</tr>
<tr>
<td>CTRL Input Capacitance</td>
<td>C(_{CTRL})</td>
<td>f = 1 MHz</td>
<td>2.1</td>
<td></td>
<td></td>
<td>pF</td>
</tr>
<tr>
<td><strong>POWER REQUIREMENTS</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Quiescent Power Supply Current</td>
<td>I(_{DD})</td>
<td>Digital inputs = 0 V or V(_{DD})</td>
<td>1.65</td>
<td>2.75</td>
<td></td>
<td>µA</td>
</tr>
</tbody>
</table>

\(^1\) Temperature range for B version: −40°C to +85°C.

\(^2\) Typical values are at V\(_{DD}\) = 2.5 V and 25°C, unless otherwise specified.

\(^3\) Point at which insertion loss degrades by 1 dB.

\(^4\) The dc transience at the output of any port of the switch when the control voltage is switched from high to low or low to high in a 50 Ω test setup, measured with 1 ns rise time pulses and 500 MHz bandwidth.
## CONTINUOUS CURRENT PER CHANNEL

### Table 2.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>25°C</th>
<th>85°C</th>
<th>105°C</th>
<th>125°C</th>
<th>Unit</th>
<th>Test Conditions/Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>8-Lead LFCSP</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{DD} = 2.75,V, V_{SS} = 0,V$</td>
<td>70</td>
<td>7</td>
<td>3.85</td>
<td>2.8</td>
<td>mA maximum</td>
<td>$\theta_{JA} = 48^\circ C/W, \text{dc bias} = 0.5,V$</td>
</tr>
<tr>
<td>$V_{DD} = 1.65,V, V_{SS} = 0,V$</td>
<td>56</td>
<td>7</td>
<td>3.85</td>
<td>2.1</td>
<td>mA maximum</td>
<td>$\theta_{JA} = 206^\circ C/W, \text{dc bias} = 0.5,V$</td>
</tr>
<tr>
<td><strong>8-lead MSOP</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{DD} = 2.75,V, V_{SS} = 0,V$</td>
<td>51.1</td>
<td>7</td>
<td>3.85</td>
<td>2.8</td>
<td>mA maximum</td>
<td>$\theta_{JA} = 48^\circ C/W, \text{dc bias} = 0.5,V$</td>
</tr>
<tr>
<td>$V_{DD} = 1.65,V, V_{SS} = 0,V$</td>
<td>39.9</td>
<td>7</td>
<td>3.85</td>
<td>2.1</td>
<td>mA maximum</td>
<td>$\theta_{JA} = 206^\circ C/W, \text{dc bias} = 0.5,V$</td>
</tr>
</tbody>
</table>
**ABSOLUTE MAXIMUM RATINGS**

$T_A = 25^\circ C$, unless otherwise specified.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Rating</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{DD}$ to GND</td>
<td>$-0.5 , \text{V to } +4 , \text{V}$</td>
</tr>
<tr>
<td>Inputs to GND</td>
<td>$-0.5 , \text{V to } V_{DD} + 0.3 , \text{V}$</td>
</tr>
<tr>
<td>Continuous Current</td>
<td>Data $^2 + 15%$</td>
</tr>
<tr>
<td>Input Power $^3$</td>
<td>18 dBm</td>
</tr>
<tr>
<td>Operating Temperature Range</td>
<td></td>
</tr>
<tr>
<td>Industrial (B Version)</td>
<td>$-40^\circ C$ to $+85^\circ C$</td>
</tr>
<tr>
<td>Storage Temperature Range</td>
<td>$-65^\circ C$ to $+150^\circ C$</td>
</tr>
<tr>
<td>Junction Temperature</td>
<td>150$^\circ C$</td>
</tr>
<tr>
<td>$\theta_JA$ Thermal Impedance</td>
<td></td>
</tr>
<tr>
<td>MSOP Package</td>
<td>206$^\circ C$/W</td>
</tr>
<tr>
<td>LFCSP Package</td>
<td></td>
</tr>
<tr>
<td>2-Layer Board</td>
<td>84$^\circ C$/W</td>
</tr>
<tr>
<td>4-Layer Board</td>
<td>48$^\circ C$/W</td>
</tr>
<tr>
<td>Lead Temperature, Soldering (10 sec)</td>
<td>300$^\circ C$</td>
</tr>
<tr>
<td>IR Reflow, Peak Temperature (&lt;20 sec)</td>
<td>235$^\circ C$</td>
</tr>
<tr>
<td>ESD</td>
<td>1 kV</td>
</tr>
</tbody>
</table>

$^1$ RF1/RF2 off port inputs to ground: $-0.5 \, \text{V to } V_{DD} - 0.5 \, \text{V}$.

$^2$ See Table 2.

$^3$ Input power is tested with switch in both open and close position. Power is applied on RFx, while RFC is terminated to a 50 $\Omega$ resistor to GND.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

**ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.
**NOTES**

1. THE LFCSP PACKAGE HAS AN EXPOSED PAD. THE EXPOSED PAD MUST BE TIED TO THE SUBSTRATE, GND.

---

**Figure 4. 8-Lead LFCSP Pin Configuration**

**Figure 5. 8-Lead MSOP Pin Configuration**

---

### Table 4. Pin Function Descriptions

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Mnemonic</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>VDD</td>
<td>Power Supply Input. These devices can be operated from 1.65 V to 2.75 V; decouple VDD to GND.</td>
</tr>
<tr>
<td>2</td>
<td>CTRL</td>
<td>CMOS or LVTTL Logic Level. CTRL input must not exceed VDD. Logic 0: RF1 isolated from RF2. Logic 1: RF1 to RF2.</td>
</tr>
<tr>
<td>3, 5, 6, 7</td>
<td>GND</td>
<td>Ground Reference Point for All Circuitry on the Device.</td>
</tr>
<tr>
<td>4</td>
<td>RF1</td>
<td>RF1 Port.</td>
</tr>
<tr>
<td>8</td>
<td>RF2</td>
<td>RF2 Port.</td>
</tr>
<tr>
<td></td>
<td>EPAD</td>
<td>Exposed Pad. The LFCSP package has an exposed pad. The exposed pad must be tied to the substrate, GND.</td>
</tr>
</tbody>
</table>

### Table 5. Truth Table

<table>
<thead>
<tr>
<th>CTRL</th>
<th>Signal Path</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>RF1 isolated from RF2</td>
</tr>
<tr>
<td>1</td>
<td>RF1 to RF2</td>
</tr>
</tbody>
</table>
TYPICAL PERFORMANCE CHARACTERISTICS

Figure 6. Insertion Loss vs. Frequency over Supplies (S12 and S21)

Figure 7. Insertion Loss vs. Frequency over Supplies (S12 and S21) (Zoomed Figure 6 Plot)

Figure 8. Insertion Loss vs. Frequency over Supplies (S12 and S21)

Figure 9. Insertion Loss vs. Frequency over Temperature (S12 and S21)

Figure 10. Off Isolation vs. Frequency over Supplies (S12 and S21)

Figure 11. Off Isolation vs. Frequency over Temperature (S12 and S21)
Figure 12. Return Loss vs. Frequency (S11)

Figure 13. Switch Timing

Figure 14. Video Feedthrough

Figure 15. IP3 vs. Frequency

Figure 16. P-1dB vs. Frequency
**TERMINOLOGY**

**VDD**  
Most positive power supply potential.

**IDD**  
Positive supply current.

**GND**  
Ground (0 V) reference.

**CTRL**  
Logic control input.

**VINL**  
Maximum input voltage for Logic 0.

**VINH**  
Minimum input voltage for Logic 1.

**IINL (IINH)**  
Input current of the digital input.

**CIN**  
Digital input capacitance.

**tON**  
Delay between applying the digital control input and the output switching on.

**tOFF**  
Delay between applying the digital control input and the output switching off.

**tRISE**  
Rise time. Time for the RF signal to rise from 10% to 90% of the on level.

**tFALL**  
Fall time. Time for the RF signal to fall from 90% to 10% of the on level.

**Off Isolation**  
The attenuation between input and output ports of the switch when the switch control voltage is in the off condition.

**Insertion Loss**  
The attenuation between input and output ports of the switch when the switch control voltage is in the on condition.

**P1dB**  
1 dB compression point. The RF input power level at which the switch insertion loss increases by 1 dB over its low level value. It is a measure of how much power the on switch can handle before the insertion loss increases by 1 dB.

**IP3**  
Third-order intermodulation intercept. This is a measure of the power in false tones that occur when closely spaced tones are passed through a switch, whereby the nonlinearity of the switch causes these false tones to be generated.

**Return Loss**  
The amount of reflected power relative to the incident power at a port. Large return loss indicates good matching. By measuring return loss the voltage standing wave ratio VSWR can be calculated from conversion charts. The VSWR indicates the degree of matching present at a switch RF port.

**Video Feedthrough**  
The spurious signals present at the RF ports of the switch when the control voltage is switched from high to low or low to high without an RF signal present.
TEST CIRCUITS

Similar setups for ADG902.

Figure 17. Switching Timing: t\text{ON}, t\text{OFF}

Figure 18. Switch Timing: t\text{RISE}, t\text{FALL}

Figure 19. Off Isolation

Figure 20. Insertion Loss

Figure 21. Video Feedthrough

Figure 22. IP3

Figure 23. P1dB
APPLICATIONS INFORMATION
The ADG901/ADG902 are ideal solutions for low power, high frequency applications. The low insertion loss, high isolation between ports, low distortion, and low current consumption of these parts make them excellent solutions for many high frequency switching applications.

Applications include switching between high frequency filters, ASK generators, and FSK generators.

ABSORPTIVE vs. REFLECTIVE SWITCHES
The ADG901 is an absorptive (matched) switch with 50 Ω terminated shunt legs and the ADG902 is a reflective switch with 0 Ω terminated shunts to ground. The ADG901 absorptive switch has a good VSWR on each port, regardless of the switch mode. Use an absorptive switch when there is a need for a good VSWR on each port, regardless of the switch mode. Use an absorptive switch when there is a need for a good VSWR that is looking into the port but not passing the through signal to the common port. The ADG901 is therefore ideal for applications that require minimum reflections back to the RF source. It also ensures that the maximum power is transferred to the load.

The ADG902 reflective switch is suitable for applications where high off port VSWR does not matter and the switch has some other desired performance feature. It can be used in many applications, including high speed filter selection. In most cases, an absorptive switch can be used instead of a reflective switch, but not vice versa.
ADG901/ADG902 EVALUATION BOARD

The ADG901/ADG902 evaluation board allows designers to evaluate the high performance wideband switches with a minimum of effort. To prove that these devices meet user requirements, the user requires only a power supply and a network analyzer along with the evaluation board. An application note is available with the evaluation board and provides complete information on operating the evaluation board.

The RF1 port (see Figure 24) is connected through a 50 Ω transmission line to the top left SMA Connector J1. RF2 is connected through a 50 Ω transmission line to the top SMA Connector J2. J3 is connected to GND. A through transmission line connects J4 and J5 and this transmission line is used to estimate the loss of the PCB over the environmental conditions being evaluated.

The board is constructed of a 4-layer, FR4 material with a dielectric constant of 4.3 and an overall thickness of 0.062 inches. Two ground layers with grounded planes provide ground for the RF transmission lines. The transmission lines were designed using a coplanar waveguide with ground plane model using a trace width of 0.052 inches, clearance to ground plane of 0.030 inches, dielectric thickness of 0.029 inches, and a metal thickness of 0.014 inches.

Figure 24. ADG901/ADG902 Evaluation Board Top View
OUTLINE DIMENSIONS

COMPLIANT TO JEDEC STANDARDS MO-187-AA

Figure 25. 8-Lead Mini Small Outline Package [MSOP] (RM-8)
Dimensions shown in millimeters

COMPLIANT TO JEDEC STANDARDS MO-229-WEED-4

Figure 26. 8-Lead Lead Frame Chip Scale Package [LFCSP]
3 mm × 3 mm Body and 0.75 mm Package Height (CP-8-13)
Dimensions shown in millimeters

ORDERING GUIDE

<table>
<thead>
<tr>
<th>Model</th>
<th>Temperature Range</th>
<th>Package Description</th>
<th>Package Option</th>
<th>Branding</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADG901BRMZ</td>
<td>–40°C to +85°C</td>
<td>8-Lead Mini Small Outline Package [MSOP]</td>
<td>RM-8</td>
<td>S1T</td>
</tr>
<tr>
<td>ADG901BRMZ-REEL7</td>
<td>–40°C to +85°C</td>
<td>8-Lead Mini Small Outline Package [MSOP]</td>
<td>RM-8</td>
<td>S1T</td>
</tr>
<tr>
<td>ADG901CPZ-500RL7</td>
<td>–40°C to +85°C</td>
<td>8-Lead Lead Frame Chip Scale Package [LFCSP]</td>
<td>CP-8-13</td>
<td>S1T</td>
</tr>
<tr>
<td>ADG902BRMZ</td>
<td>–40°C to +85°C</td>
<td>8-Lead Mini Small Outline Package [MSOP]</td>
<td>RM-8</td>
<td>S1V</td>
</tr>
<tr>
<td>EVAL-ADG901EBZ</td>
<td></td>
<td>ADG901 Evaluation Board</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVAL-ADG902EBZ</td>
<td></td>
<td>ADG902 Evaluation Board</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

1 Z = RoHS Compliant Part.