



# AD607—SPECIFICATIONS

(@  $T_A = 25^\circ\text{C}$ , Supply = 3.0 V, IF = 10.7 MHz, unless otherwise noted.)

Model	Conditions	AD607ARS			Unit
		Min	Typ	Max	
<b>DYNAMIC PERFORMANCE</b>					
<b>MIXER</b>					
Maximum RF and LO Frequency Range	For Conversion Gain > 20 dB		500		MHz
Maximum Mixer Input Voltage	For Linear Operation; Between RFHI and RFLO		±54		mV
Input 1 dB Compression Point	RF Input Terminated in 50 $\Omega$		-15		dBm
Input Third-Order Intercept	RF Input Terminated in 50 $\Omega$		-5		dBm
Noise Figure	Matched Input, Max Gain, $f = 83$ MHz, IF = 10.7 MHz		14		dB
	Matched Input, Max Gain, $f = 144$ MHz, IF = 10.7 MHz		12		dB
Maximum Output Voltage at MXOP	$Z_{IF} = 165 \Omega$ , at Input Compression		±1.3		V
Mixer Output Bandwidth at MXOP	-3 dB, $Z_{IF} = 165 \Omega$		45		MHz
LO Drive Level	Mixer LO Input Terminated in 50 $\Omega$		-16		dBm
LO Input Impedance	LOIP to VMID		1		k $\Omega$
Isolation, RF to IF	RF = 240 MHz, IF = 10.7 MHz, LO = 229.3 MHz		30		dB
Isolation, LO to IF	RF = 240 MHz, IF = 10.7 MHz, LO = 229.3 MHz		20		dB
Isolation, LO to RF	RF = 240 MHz, IF = 10.7 MHz, LO = 229.3 MHz		40		dB
Isolation, IF to RF	RF = 240 MHz, IF = 10.7 MHz, LO = 229.3 MHz		70		dB
<b>IF AMPLIFIERS</b>					
Noise Figure	Max Gain, $f = 10.7$ MHz		17		dB
Input 1 dB Compression Point	IF = 10.7 MHz		-15		dBm
Output Third-Order Intercept	IF = 10.7 MHz		18		dBm
Maximum IF Output Voltage at IFOP	$Z_{IF} = 600 \Omega$		±560		mV
Output Resistance at IFOP	From IFOP to VMID		15		$\Omega$
Bandwidth	-3 dB at IFOP, Max Gain		45		MHz
<b>GAIN CONTROL</b>					
Gain Control Range	(See Figures 23 and 24) Mixer + IF Section, GREF to 1.5 V		90		dB
Gain Scaling	GREF to 1.5 V		20		mV/dB
	GREF to General Reference Voltage $V_R$		$75/V_R$		dB/V
Gain Scaling Accuracy	GREF to 1.5 V, 80 dB Span		±1		dB
Bias Current at GAIN			5		$\mu\text{A}$
Bias Current at GREF			1		$\mu\text{A}$
Input Resistance at GAIN, GREF			1		M $\Omega$
<b>I AND Q DEMODULATORS</b>					
Required DC Bias at DMIP			VPOS/2		V dc
Input Resistance at DMIP	From DMIP to VMID		50		k $\Omega$
Input Bias Current at DMIP			2		$\mu\text{A}$
Maximum Input Voltage	IF > 3 MHz		±150		mV
	IF ≤ 3 MHz		±75		mV
Amplitude Balance	IF = 10.7 MHz, Outputs at 600 mV p-p, F = 100 kHz		±0.2		dB
Quadrature Error	IF = 10.7 MHz, Outputs at 600 mV p-p, F = 100 kHz		-1.2		Degrees
Phase Noise in Degrees	IF = 10.7 MHz, F = 10 kHz		-100		dBc/Hz
Demodulation Gain	Sine Wave Input, Baseband Output		18		dB
Maximum Output Voltage	$R_L \geq 20$ k $\Omega$		±1.23		V
Output Offset Voltage	Measured from $I_{OUT}$ , $Q_{OUT}$ to VMID	-150	+10	+150	mV
Output Bandwidth	Sine Wave Input, Baseband Output		1.5		MHz
<b>PLL</b>					
Required DC Bias at FDIN			VPOS/2		V dc
Input Resistance at FDIN	From FDIN to VMID		50		k $\Omega$
Input Bias Current at FDIN			200		nA
Frequency Range			0.4 to 12		MHz
Required Input Drive Level	Sine Wave Input at Pin 1		400		mV
Acquisition Time to ±3°	IF = 10.7 MHz		16.5		$\mu\text{s}$
<b>POWER-DOWN INTERFACE</b>					
Logical Threshold	For Power Up on Logical High		2		V dc
Input Current for Logical High			75		$\mu\text{A}$
Turn-On Response Time	To PLL Locked		16.5		$\mu\text{s}$
Standby Current			550		$\mu\text{A}$
<b>POWER SUPPLY</b>					
Supply Range		2.92		5.5	V
Supply Current	Midgain, IF = 10.7 MHz		8.5		mA
<b>OPERATING TEMPERATURE</b>					
$T_{MIN}$ to $T_{MAX}$	Operation to 2.92 V Minimum Supply Voltage	-25		+85	$^\circ\text{C}$
	Operation to 4.5 V Minimum Supply Voltage	-40		+85	$^\circ\text{C}$

Specifications subject to change without notice.

### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

Supply Voltage VPS1, VPS2 to COM1, COM2	5.5 V
Internal Power Dissipation <sup>2</sup>	600 mW
2.92 V to 5.5 V Operating Temperature Range	-25°C to +85°C
4.5 V to 5.5 V Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature Range (Soldering 60 sec)	300°C

### NOTES

<sup>1</sup> Stresses above those listed under Absolute Maximum Rating may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

<sup>2</sup> Thermal Characteristics: 20-lead SSOP Package:  $\theta_{JA} = 126^{\circ}\text{C}/\text{W}$ .

### ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
AD607ARS	-25°C to +85°C for 2.92 V to 5.5 V Operation; -40°C to +85°C for 4.5 V to 5.5 V Operation	20-Lead Plastic SSOP	RS-20

### CAUTION


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD607 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



## PIN FUNCTION DESCRIPTIONS

Pin	Mnemonic	Reads	Function
1	FDIN	Frequency Detector Input	PLL Input for I/Q Demodulator Quadrature Oscillator, $\pm 400$ mV Drive Required from External Oscillator. Must be biased at $V_P/2$ .
2	COM1	Common #1	Supply Common for RF Front End and Main Bias
3	PRUP	Power-Up Input	3 V/5 V CMOS compatible power-up control; logical high = powered-up; max input level = VPS1 = VPS2.
4	LOIP	Local Oscillator Input	LO input, ac-coupled $\pm 54$ mV LO input is required ( $-16$ dBm for $50 \Omega$ input termination).
5	RFLO	RF "Low" Input	Usually Connected to AC Ground
6	RFHI	RF "High" Input	AC-Coupled, $\pm 56$ mV, Max RF Input for Linear Operation
7	GRES	Gain Reference Input	High Impedance Input, typically 1.5 V, sets gain scaling.
8	MXOP	Mixer Output	High Impedance, Single-Sided Current Output, $\pm 1.3$ V Max Voltage Output ( $\pm 6$ mA Max Current Output)
9	VMID	Midsupply Bias Voltage	Output of the Midsupply Bias Generator (VMID = VPOS/2)
10	IFHI	IF "High" Input	AC-Coupled IF Input, $\pm 56$ mV Max Input for Linear Operation
11	IFLO	IF "Low" Input	Reference Node for IF Input; Auto-Offset Null
12	GAIN	Gain Control Input	High Impedance Input, 0 V–2 V Using 3 V Supply, Max Gain at V = 0
13	COM2	Common #2	Supply Common for IF Stages and Demodulator
14	IFOP	IF Output	Low Impedance, Single-Sided Voltage Output, 5 dBm ( $\pm 560$ mV) Max
15	DMIP	Demodulator Input	Signal input to I and Q demodulators has a $\pm 150$ mV max input at IF > 3 MHz for linear operation; $\pm 75$ mV max input at IF < 3 MHz for linear operation. Must be biased at $V_P/2$ .
16	VPS2	VPOS Supply #2	Supply to High Level IF, PLL, and Demodulators
17	QOUT	Quadrature Output	Low Impedance Q Baseband Output; $\pm 1.23$ V Full Scale in $20 \text{ k}\Omega$ Min Load; AC-Coupled
18	IOUT	In-Phase Output	Low Impedance I Baseband Output; $\pm 1.23$ V Full Scale in $20 \text{ k}\Omega$ Min Load; AC-Coupled
19	FLTR	PLL Loop Filter	Series RC PLL Loop Filter, Connected to Ground
20	VPS1	VPOS Supply #1	Supply to Mixer, Low Level IF, PLL, and Gain Control

## PIN CONNECTION 20-Lead SSOP (RS-20)






Figure 1. Mixer/Amplifier Test Set




Figure 2. Mixer Noise Figure Test Set




Figure 3. IF Amp Noise Figure Test Set




Figure 4. PLL/Demodulator Test Set




Figure 5. GAIN Pin Bias Test Set




Figure 6. Demodulator Bias Test Set




Figure 7. Power-Up Threshold Test Set




Figure 8. Power-Up Test Set




Figure 9. IF Output Impedance Test Set






Figure 10. PLL Settling Time Test Set




Figure 11. Quadrature Accuracy Test Set

# AD607






Figure 12. Characterization Board


# Typical Performance Characteristics—AD607




TPC 1. Mixer Noise Figure vs. Frequency




TPC 4. Mixer Conversion Gain vs. IF,  $T = 25^{\circ}\text{C}$ ,  $V_{\text{POS}} = 3\text{ V}$ ,  $V_{\text{REF}} = 1.5\text{ V}$




TPC 2. Mixer Input Impedance vs. Frequency,  $V_{\text{POS}} = 3\text{ V}$ ,  $V_{\text{GAIN}} = 0.8\text{ V}$



TPC 5. Mixer Conversion Gain and IF Amplifier Gain vs. Temperature,  $V_{\text{POS}} = 3\text{ V}$ ,  $V_{\text{GAIN}} = 0.3\text{ V}$ ,  $V_{\text{REF}} = 1.5\text{ V}$ ,  $\text{IF} = 10.7\text{ MHz}$ ,  $\text{RF} = 250\text{ MHz}$




TPC 3. Mixer Conversion Gain vs. Frequency,  $T = 25^{\circ}\text{C}$ ,  $V_{\text{POS}} = 2.92\text{ V}$ ,  $V_{\text{REF}} = 1.35\text{ V}$ ,  $\text{IF} = 10.7\text{ MHz}$




TPC 6. Mixer Conversion Gain and IF Amplifier Gain vs. Supply Voltage,  $T = 25^{\circ}\text{C}$ ,  $V_{\text{GAIN}} = 0.3\text{ V}$ ,  $V_{\text{REF}} = 1.5\text{ V}$ ,  $\text{IF} = 10.7\text{ MHz}$ ,  $\text{RF} = 250\text{ MHz}$


# AD607




TPC 7. IF Amplifier Gain vs. Frequency,  $T = 25^{\circ}\text{C}$ ,  $V_{\text{POS}} = 3\text{ V}$ ,  $V_{\text{REF}} = 1.5\text{ V}$




TPC 10. PLL Phase Noise L (F) vs. Frequency,  $V_{\text{POS}} = 3\text{ V}$ ,  $C_3 = 0.1\ \mu\text{F}$ ,  $\text{IF} = 10.7\text{ MHz}$



TPC 8. Gain Error vs. Gain Control Voltage, Representative Part




TPC 11. PLL Loop Voltage at FLTR ( $K_{VCO}$ ) vs. Frequency




996.200 μs      1.00870ms      1.02120ms  
 TIMEBASE = 2.5 μs/DIV      DELAY = 1.00870ms  
 MEMORY 1 = 100.0mV/DIV      OFFSET = 127.3mV  
 TIMEBASE = 2.50 μs/DIV      DELAY = 1.00870ms  
 MEMORY 2 = 20.00mV/DIV      OFFSET = 155.2mV  
 TIMEBASE = 2.50 μs/DIV      DELAY = 1.00870ms  
 DELTA T = 16.5199 μs  
 START = 1.00048ms      STOP = 1.01700ms  
 TRIGGER ON EXTERNAL AT POS. EDGE AT 134.0mV


TPC 9. PLL Acquisition Time




TPC 12. Demodulator Quadrature Angle, Histogram,  $T = 25^{\circ}\text{C}$ ,  $V_{\text{POS}} = 3\text{ V}$ ,  $\text{IF} = 10.7\text{ MHz}$




TPC 13. Demodulator Gain Balance, Histogram,  $T = 25^{\circ}\text{C}$ ,  $V_{\text{POS}} = 3\text{ V}$ ,  $IF = 10.7\text{ MHz}$




TPC 16. Demodulator Gain vs. Supply Voltage




TPC 14. Demodulator Gain vs. Frequency



TPC 17. Demodulator Gain Histogram,  $T = 25^{\circ}\text{C}$ ,  $V_{\text{POS}} = 3\text{ V}$ ,  $IF = 10.7\text{ MHz}$




TPC 15. Demodulator Gain vs. Temperature



40.2127ms      40.2377ms      40.2627ms

TIMEBASE = 500.0μs/DIV      DELAY = 40.2377ms  
 MEMORY 1 = 100.0mV/DIV      OFFSET = 154.0mV  
 TIMEBASE = 5.00μs/DIV      DELAY = 40.2377ms  
 MEMORY 2 = 60.00mV/DIV      OFFSET = 209.0mV  
 TIMEBASE = 5.00μs/DIV      DELAY = 40.2377ms  
 DELTA T = 15.7990μs  
 START = 40.2327ms      STOP = 40.2485ms  
 TRIGGER ON EXTERNAL AT POS. EDGE AT 40.0mV

TPC 18. Power-Up Response Time to PLL Stable



TPC 19. Power Supply Current vs. Gain Control Voltage, GREF = 1.5 V




Figure 13. Functional Block Diagram

## PRODUCT OVERVIEW


The AD607 provides most of the active circuitry required to realize a complete low power, single-conversion superheterodyne receiver, or most of a double-conversion receiver, at input frequencies up to 500 MHz, and an IF from 400 kHz to 12 MHz. The internal I/Q demodulators and their associated phase-locked loop, which can provide carrier recovery from the IF, support a wide variety of modulation modes, including n-PSK, n-QAM, and AM. A single positive supply voltage of 3 V is required (2.92 V minimum, 5.5 V maximum) at a typical supply current of 8.5 mA at midgain. In the following discussion,  $V_P$  will be used to denote the power supply voltage, which will be assumed to be 3 V.

Figure 13 shows the main sections of the AD607. It consists of a variable gain UHF mixer and linear four-stage IF strip, which together provide a voltage controlled gain range of more than 90 dB; dual demodulators, each comprising a multiplier followed by a two-pole, 2 MHz low-pass filter; and a phase-locked loop providing the inphase and quadrature clocks. A biasing system with CMOS compatible power-down completes the AD607.

### Mixer

The UHF mixer is an improved Gilbert cell design, and can operate from low frequencies (it is internally dc-coupled) up to an RF input of 500 MHz. The dynamic range at the input of the mixer is determined at the upper end by the maximum input signal level of  $\pm 56$  mV between RFHI and RFLO up to which the mixer remains linear, and at the lower end by the noise level. It is customary to define the linearity of a mixer in terms of the 1 dB gain-compression point and third order intercept, which for the AD607 are  $-15$  dBm and  $-8$  dBm, respectively, in a  $50 \Omega$  system.

The mixer's RF input port is differential, that is, pin RFLO is functionally identical to RFHI, and these nodes are internally biased; we will generally assume that RFLO is decoupled to ac ground. The RF port can be modeled as a parallel RC circuit as shown in Figure 14.



C1, C2, L1: OPTIONAL MATCHING CIRCUIT  
C3: COUPLES RFLO TO AC GROUND

Figure 14. Mixer Port Modeled as a Parallel RC Network; an Optional Matching Network Is also Shown

The local oscillator (LO) input is internally biased at  $V_p/2$  via a nominal 1000  $\Omega$  resistor internally connected from pin LOIP to VMID. The LO interface includes a preamplifier that minimizes the drive requirements, thus simplifying the oscillator design and reducing LO leakage from the RF port. Internally, this single-sided input is actually differential; the noninverting input is referenced to Pin VMID. The LO requires a single-sided drive of  $\pm 50$  mV, or  $-16$  dBm in a 50  $\Omega$  system.

The mixer's output passes through both a low-pass filter and a buffer, which provides an internal differential to single-ended signal conversion with a bandwidth of approximately 45 MHz. Its output at Pin MXOP is in the form of a single-ended current. This approach eliminates the 6 dB voltage loss of the usual series termination by replacing it with shunt terminations at both the input and the output of the filter. The nominal conversion gain is specified for operation into a total IF band-pass filter (BPF) load of 165  $\Omega$ , that is, a 330  $\Omega$  filter doubly-terminated as shown in Figure 14. Note that these loads are connected to bias point VMID, which is always at the midpoint of the supply (that is,  $V_p/2$ ).

The conversion gain is measured between the mixer input and the input of this filter, and varies between 1.5 dB and 26.5 dB for a 165  $\Omega$  load impedance. Using filters of higher impedance, the conversion gain can always be maintained at its specified value or made even higher; for filters of lower impedance, of say  $Z_0$ , the conversion gain will be lowered by  $10 \log_{10}(165/Z_0)$ . Thus, the use of a 50  $\Omega$  filter will result in a conversion gain that is 5.2 dB lower. Figure 15 shows filter matching networks and Table I lists resistor values.




Figure 15. Suggested IF Filter Matching Network. The Values of R1 and R2 Are Selected to Keep the Impedance at Pin MXOP at 165  $\Omega$

Table I. Filter Termination Resistor Values for Common IFs

IF	Filter Impedance	Filter Termination Resistor Values* for 24 dB of Mixer Gain		
		R1	R2	R3
450 kHz	1500 $\Omega$	174 $\Omega$	1330 $\Omega$	1500 $\Omega$
455 kHz	1500 $\Omega$	174 $\Omega$	1330 $\Omega$	1500 $\Omega$
6.5 MHz	1000 $\Omega$	215 $\Omega$	787 $\Omega$	1000 $\Omega$
10.7 MHz	330 $\Omega$	330 $\Omega$	0 $\Omega$	330 $\Omega$

\*Resistor values were calculated such that  $R1 + R2 = Z_{\text{FILTER}}$  and  $R1 \parallel (R2 + Z_{\text{FILTER}}) = 165 \Omega$ .

The maximum permissible signal level at MXOP is determined by both voltage and current limitations. Using a 3 V supply and VMID at 1.5 V, the maximum swing is about  $\pm 1.3$  V. To attain a voltage swing of  $\pm 1$  V in the standard IF filter load of 165  $\Omega$  requires a peak drive current of about  $\pm 6$  mA, which is well within the linear capability of the mixer. However, these upper limits for voltage and current should not be confused with issues related to the mixer gain, already discussed. In an operational system, the AGC voltage will determine the mixer gain, and hence the signal level at the IF input Pin IFHI; it will always be less than  $\pm 56$  mV ( $-15$  dBm into 50  $\Omega$ ), which is the limit of the IF amplifier's linear range.

### IF Amplifier

Most of the gain in the AD607 arises in the IF amplifier strip, which comprises four stages. The first three are fully differential and each has a gain span of 25 dB for the nominal AGC voltage range. Thus, in conjunction with the mixer's variable gain, the total gain exceeds 90 dB. The final IF stage has a fixed gain of 20 dB, and it also provides differential to single-ended conversion.

The IF input is differential, at IFHI (noninverting relative to the output IFOP) and IFLO (inverting). Figure 16 shows a simplified schematic of the IF interface. The offset voltage of this stage would cause a large dc output error at high gain, so it is nulled by a low pass feedback path from the IF output, also shown in TPC 13. Unlike the mixer output, the signal at IFOP is a low-impedance single-sided voltage, centered at  $V_p/2$  by the dc feedback loop. It may be loaded by a resistance as low as 50  $\Omega$ , which will normally be connected to VMID.





Figure 16. Simplified Schematic of the IF Interface


# AD607

The IF's small-signal bandwidth is approximately 45 MHz from IFHI and IFLO through IFOP. The peak output at IFOP is  $\pm 560$  mV at  $V_P = 3$  V and  $\pm 400$  mV at the minimum  $V_P$  of 2.92 V. This allows some headroom at the demodulator inputs (Pin DMIP), which accept a maximum input of  $\pm 150$  mV for IFs  $> 3$  MHz and  $\pm 75$  mV for IFs  $\leq 3$  MHz (at IFs  $\leq 3$  MHz, the drive to the demodulators must be reduced to avoid saturating the output amplifiers with higher order mixing products that are no longer removed by the on-board low pass filters).

Since there is no band-limiting in the IF strip, the output-referred noise can be quite high; in a typical application and at a gain of 75 dB, it is about 100 mV rms, making post-IF filtering desirable. IFOP may be also used as an IF output for driving an A/D converter, external demodulator, or external AGC detector. Figure 17 shows methods of matching the optional second IF filter.



a. Biasing DMIP from Power Supply (Assumes BPF AC-Coupled Internally)



b. Biasing DMIP from VMID (Assumes BPF AC-Coupled Internally)

Figure 17. Input and Output Matching of the Optional Second IF Filter

## Gain Scaling and RSSI

The AD607's overall gain, expressed in decibels, is linear-in-dB with respect to the AGC voltage  $V_G$  at Pin GAIN. The gain of all sections is maximum when  $V_G$  is zero, and reduces progressively up to  $V_G = 2.2$  V (for  $V_P = 3$  V; in general, up to a limit  $V_P - 0.8$  V). The gain of all stages changes in parallel. The AD607 features temperature compensation of the gain scaling. The gain control scaling is proportional to the reference voltage applied to the Pin GREF. When this pin is tied to the midpoint of the supply (VMID), the scale is nominally 20 mV/dB (50 dB/V) for  $V_P = 3$  V. Under these conditions, the lower 80 dB of gain range (mixer plus IF) corresponds to a control voltage of  $0.4$  V  $\leq V_G \leq 2.0$  V. The final centering of this 1.6 V range depends on the insertion losses of the IF filters used. More generally, the gain scaling using these connections is  $V_P/150$  (volts per dB), so scale becomes 33.3 mV/dB (30 dB/V) using a 5 V supply, with a proportional change in the AGC range, to  $0.33$  V  $\leq V_G \leq 3$  V.

Table II lists gain control voltages and scale factors for power supply voltages from 2.92 V to 5.5 V

Alternatively, Pin GREF can be tied to an external voltage reference ( $V_R$ ) from, for example, an AD1582 (2.5 V) or AD1580 (1.21 V) voltage reference, to provide supply-independent gain scaling of  $V_R/75$  (volts per dB). When using the Analog Devices' AD7013 and AD7015 baseband converters, the external reference may also be provided by the reference output of the baseband converter (Figure 18). For example, the AD7015 baseband converter provides a  $V_R$  of 1.23 V; when connected to GREF, the gain scaling is 16.4 mV/dB (60 dB/V). An auxiliary DAC in the AD7015 can be used to generate the MGC voltage. Since it uses the same reference voltage, the numerical input to this DAC provides an accurate RSSI value in digital form, no longer requiring the reference voltage to have high absolute accuracy.





Figure 18. Interfacing the AD607 to the AD7013 or AD7015 Baseband Converters

## I/Q Demodulators


Both demodulators (I and Q) receive their inputs at Pin DMIP. Internally, this single-sided input is actually differential; the noninverting input is referenced to Pin VMID. Each demodulator comprises a full-wave synchronous detector followed by a 2 MHz, two-pole low-pass filter, producing single-sided outputs at pins IOUT and QOUT. Using the I and Q demodulators for IFs above 12 MHz is precluded by the 400 kHz to 12 MHz response of the PLL used in the demodulator section. Pin DMIP requires an external bias source at  $V_P/2$ ; Figure 19 shows suggested methods.

Outputs IOUT and QOUT are centered at  $V_P/2$  and can swing up to  $\pm 1.23$  V even at the low supply voltage of 2.92 V. They can therefore directly drive the RX ADCs in the AD7015 baseband converter, which require an amplitude of 1.23 V to fully load them when driven by a single-sided signal. The conversion gain of the I and Q demodulators is 18 dB (X8), requiring a maximum input amplitude at DMIP of  $\pm 150$  mV for IFs  $> 3$  MHz.





a. Biasing DMIP from Power Supply (Assumes BPF AC-Coupled Internally)



b. Biasing DMIP from VMID (Assumes BPF AC-Coupled Internally)

Figure 19. Suggested Methods for Biasing Pin DMIP at  $V_P/2$

For IFs < 3 MHz, the on-chip low-pass filters (2 MHz cutoff) do not attenuate the IF or feedthrough products. Thus, the maximum input voltage at DMIP must be limited to  $\pm 75$  mV to allow sufficient headroom at the I and Q outputs for not only the desired baseband signal, but also the unattenuated higher-order demodulation products. These products can be removed by an external low-pass filter. In the case of IS54 applications using a 455 kHz IF and the AD7013 baseband converter, a simple one-pole RC filter with its corner above the modulation bandwidth is sufficient to attenuate undesired outputs.

#### Phase-Locked Loop

The demodulators are driven by quadrature signals that are provided by a variable frequency quadrature oscillator (VFQO), phase-locked to a reference signal applied to Pin FDIN. When this signal is at the IF, in-phase and quadrature baseband outputs

are generated at IOUT and QOUT, respectively. The quadrature accuracy of this VFQO is typically  $-1.2^\circ\text{C}$  at 10.7 MHz. The PLL uses a sequential-phase detector that comprises low power emitter-coupled logic and a charge pump (Figure 20).




Figure 20. Simplified Schematic of the PLL and Quadrature VCO

The reference signal may be provided from an external source in the form of a high level clock, typically a low level signal ( $\pm 400$  mV) since there is an input amplifier between FDIN and the loop's phase detector. For example, the IF output itself can be used by connecting DMIP to FDIN, which will then provide automatic carrier recover for synchronous AM detection and take advantage of any post-IF filtering. Pin FDIN must be biased at  $V_P/2$ ; Figure 22 shows suggested methods.

The VFQO operates from 400 kHz to 12 MHz and is controlled by the voltage between VPOS and FLTR. In normal operation, a series RC network forming the PLL loop filter is connected from FLTR to ground. The use of an integral sample-and-hold system ensures that the frequency-control voltage on Pin FLTR remains held during power-down, so reacquisition of the carrier typically occurs in 16.5  $\mu\text{s}$ .

In practice, the probability of a phase mismatch at power-up is high, so the worst-case linear settling period to full lock needs to be considered in making filter choices. This is typically 16.5  $\mu\text{s}$  at an IF of 10.7 MHz for a  $\pm 100$  mV signal at DMIP and FDIN.

Table II. AD607 Gain and Manual Gain Control Voltage vs. Power Supply Voltage

Power Supply Voltage (V)	GREF (= VMID) (V)	Scale Factor (dB/V)	Scale Factor (mV/dB)	Gain Control Voltage Input Range (V)
3.0	1.5	50.00	20.00	0.400–2.000
3.5	1.75	42.86	23.33	0.467–2.333
4.0	2.0	37.50	26.67	0.533–2.667
4.5	2.25	33.33	30.00	0.600–3.000
5.0	2.5	30.00	33.33	0.667–3.333
5.5	2.75	27.27	36.67	0.733–3.667

Maximum gain occurs for gain control voltage = 0 V.


# AD607

## Bias System


The AD607 operates from a single supply,  $V_P$ , usually of 3 V, at a typical supply current of 8.5 mA at midgain and  $T = 27^\circ\text{C}$ , corresponding to a power consumption of 25 mW. Any voltage from 2.92 V to 5.5 V may be used.

The bias system includes a fast-acting active-high CMOS-compatible power-up switch, allowing the part to idle at 550  $\mu\text{A}$  when disabled. Biasing is proportional-to-absolute temperature (PTAT) to ensure stable gain with temperature.

An independent regulator generates a voltage at the midpoint of the supply ( $V_P/2$ ) that appears at the VMID pin at a low impedance. This voltage does not shut down, ensuring that the major signal interfaces (e.g., mixer-to-IF and IF-to-demodulators) remain biased at all times, thus minimizing transient disturbances at power-up and allowing the use of substantial decoupling capacitors on this node. The quiescent consumption of this regulator is included in the idling current.



a. Biasing FDIN from Supply when Using External Frequency Reference



b. Biasing FDIN from VMID when Using External Frequency Reference

Figure 21. Suggested Methods for Biasing Pin FDIN at  $V_P/2$

## USING THE AD607

In this section, we will focus on a few areas of special importance and include a few general application tips. As is true of any wideband high gain component, great care is needed in PC board layout. The location of the particular grounding points must be considered with due regard to the possibility of unwanted signal coupling, particularly from IFOP to RFHI or IFHI or both.

The high sensitivity of the AD607 leads to the possibility that unwanted local EM signals may have an effect on the performance. During system development, carefully-shielded test assemblies should be used. The best solution is to use a fully-enclosed box enclosing all components, with the minimum number of needed signal connectors (RF, LO, I, and Q outputs) in miniature coax form.

The I and Q output leads can include small series resistors (about 100  $\Omega$ ) inside the shielded box without significant loss of performance, provided the external loading during testing is light (that is, a resistive load of more than 20 k $\Omega$  and capacitances of a few picofarads). These help to keep unwanted RF emanations out of the interior.

The power supply should be connected via a through-hole capacitor with a ferrite bead on both inside and outside leads. Close to the IC pins, two capacitors of different value should be used to decouple the main supply ( $V_P$ ) and the midpoint supply pin, VMID. Guidance on these matters is also generally included in applications schematics.

## Gain Distribution

As in all receivers, the most critical decisions in effectively using the AD607 relate to the partitioning of gain between the various subsections (Mixer, IF Amplifier, Demodulators) and the placement of filters so as to achieve the highest overall signal-to-noise ratio and lowest intermodulation distortion.

Figure 22 shows the main RF/IF signal path at maximum and minimum signal levels.




Figure 22. Signal Levels for Minimum and Maximum Gain







Figure 27b. Evaluation Board Layout, Bottom Side

Table III. AD607 Evaluation Board Input and Output Connections

Reference Designation	Connector Type	Description	Coupling	Approximate Signal Level	Comments
J1	SMA	Frequency Detector Input	DC	$\pm 400$ mV	This pin needs to be biased at VMID and ac-coupled when driven by an external signal generator.
J2	SMA	Power-Up	DC	CMOS Logic Level Input	Tied to Positive Supply by Jumper J10
J3	SMA	LO Input	AC	-16 dBm ( $\pm 50$ mV)	Input is terminated in 50 $\Omega$ .
J4	SMA	RF Input	AC	-15 dBm max ( $\pm 54$ mV)	Input is terminated in 50 $\Omega$ .
J5	SMA	MGC Input	DC	0.4 V to 2.0 V (3 V Supply) (GREF = VMID)	Jumper is set for manual gain control input; see Table I for control voltage values.
J6	SMA	IF Output	AC	NA	This signal level depends on the AD607's gain setting.
J7	SMA	Q Output	AC	NA	This signal level depends on the AD607's gain setting.
J8	SMA	I Output	AC	NA	This signal level depends on the AD607's gain setting.
J9	Jumper	Ties GREF to VMID	NA	NA	Sets gain-control scale factor (SF); SF = 75/VMID in dB/V, where VMID = VPOS/2.
J10	Jumper	Ties Power-Up to Positive Supply	NA	NA	Remove to test power-up/-down.
T1	Terminal Pin	Power Supply Positive Input (VPS1, VPS2)	DC	DC	2.92 V to 5.5 V Draws 8.5 mA at midgain connection.
T2	Terminal Pin	Power Supply Return (GND)	DC	0 V	





# AD607

## Revision History

Location	Page
<b>11/02—Data Sheet changed from REV. B to REV. C.</b>	
Edits to SPECIFICATIONS .....	2
Edits to ABSOLUTE MAXIMUM RATINGS .....	3
Edits to ORDERING GUIDE .....	3
Changes to TPC 3 .....	11
Edits to PRODUCT OVERVIEW .....	14
Edits to IF Amplifier section .....	15
Edits to Gain Scaling and RSSI section .....	16
Edits to I/Q Demodulators Section .....	16
Edits to Table II .....	17
Edits to Bias System .....	18
Edits to Table III .....	21
Edits to Figure 28 .....	22
OUTLINE DIMENSIONS Updated .....	23

C00543-0-11/02(C)

PRINTED IN U.S.A.