The LT®8310 is a simple-to-use resonant reset forward converter controller that drives the gate of a low side N-channel MOSFET from an internally regulated 10V supply. The LT8310 features duty mode control that generates a stable, regulated, isolated output using a single power transformer. With the addition of output voltage feedback, via opto-coupler (isolated) or directly wired (nonisolated), current mode regulation is activated, improving output accuracy and load response. The flexibility to choose transformer turns ratio makes high step-down or step-up ratios possible without operating at duty cycle extremes.

The user can program the switching frequency from 100kHz to 500kHz to optimize efficiency, performance or external component size. A synchronous output is available for controlling secondary side synchronous rectification to improve efficiency. User programmable protection features include monitors on input voltage (UVLO and OVLO) and switch current (overcurrent limit). The LT8310 soft-start feature helps protect the transformer from flux saturation.

### Features
- Input Voltage Range: 6V to 100V
- Duty Mode Control Regulates an Isolated Output without an Opto
- High Efficiency Synchronous Control
- Short-Circuit (Hiccup Mode) Overcurrent Protection
- Programmable OVLO and UVLO with Hysteresis
- Programmable Frequency (100kHz to 500kHz)
- Synchronizable to an External Clock
- Positive or Negative Polarity Output Voltage Feedback with a Single FBX Pin
- Programmable Soft-Start
- Low Shutdown Current < 1µA
- Available in FE20 TSSOP with HV Pin Spacing

### Applications
- Industrial, Automotive and Military Systems
- 48V Telecommunication Isolated Power Supplies
- Isolated and Nonisolated DC/DC Converters

### Typical Application

**78 Watt Isolated Forward Converter, ±8% VOUT**

![Diagram of a 78 Watt Isolated Forward Converter](image-url)

### Output Voltage Load Regulation

![Graph of Output Voltage Load Regulation](image-url)

For more information [www.linear.com/LT8310](http://www.linear.com/LT8310)
LT8310

**ABSOLUTE MAXIMUM RATINGS**
(Notes 1, 2)

- $V_{IN}$, UVLO ........................................... 100V
- INT$V_{CC}$, RDVIN, SYNC ................................ 20V
- DFILT ...................................................... 8V
- $V_{C}$, OVLO, SS, RT .................................... 3V
- FBX ...................................................... $-3V$ to $3V$
- SENSE .................................................... $-0.3V$ to $0.3V$
- GATE, SOUT ............................................ Note 3

**Operating Junction Temperature Range** (Notes 4, 5)
- LT8310E ........................................... $-40°C$ to $125°C$
- LT8310I ........................................... $-40°C$ to $125°C$
- LT8310H ........................................... $-40°C$ to $150°C$
- LT8310MP ........................................... $-55°C$ to $150°C$

**Storage Temperature Range** ................................ $-65°C$ to $150°C$

**Lead Temperature Range** (Soldering, 10 sec) ......... $300°C$

**ORDER INFORMATION**

<table>
<thead>
<tr>
<th>LEAD FREE FINISH</th>
<th>TAPE AND REEL</th>
<th>PART MARKING*</th>
<th>PACKAGE DESCRIPTION</th>
<th>TEMPERATURE RANGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>LT8310EFE#PBF</td>
<td>LT8310EFE#TRPBF</td>
<td>LT8310FE</td>
<td>20-Lead Plastic TSSOP</td>
<td>$-40°C$ to $125°C$</td>
</tr>
<tr>
<td>LT8310IFE#PBF</td>
<td>LT8310IFE#TRPBF</td>
<td>LT8310FE</td>
<td>20-Lead Plastic TSSOP</td>
<td>$-40°C$ to $125°C$</td>
</tr>
<tr>
<td>LT8310HFE#PBF</td>
<td>LT8310HFE#TRPBF</td>
<td>LT8310FE</td>
<td>20-Lead Plastic TSSOP</td>
<td>$-40°C$ to $150°C$</td>
</tr>
<tr>
<td>LT8310MPFE#PBF</td>
<td>LT8310MPFE#TRPBF</td>
<td>LT8310FE</td>
<td>20-Lead Plastic TSSOP</td>
<td>$-55°C$ to $150°C$</td>
</tr>
</tbody>
</table>

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on nonstandard lead based finish parts.

For more information on lead free part marking, go to: [http://www.linear.com/leadfree/](http://www.linear.com/leadfree/)
For more information on tape and reel specifications, go to: [http://www.linear.com/tapeandreel/](http://www.linear.com/tapeandreel/)
### Electrical Characteristics

The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ C$, $V_IN = 24V$, $UVLO = 24V$, $OVLO = 0V$, $SYNC = 0V$, $SENSE = 0V$, unless otherwise noted.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Operating Input Voltage</td>
<td>•</td>
<td>6</td>
<td>100</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>$V_IN$ Supply Current in Shutdown</td>
<td>UVLO = 0V</td>
<td>0.3</td>
<td>1</td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td></td>
<td>UVLO = 1.15V</td>
<td>5</td>
<td>7</td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td>$V_IN$ Operating Current</td>
<td>Not Switching</td>
<td>3.8</td>
<td>4.6</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>UVLO</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>UVLO Threshold Voltage</td>
<td>UVLO Falling</td>
<td>1.196</td>
<td>1.220</td>
<td>1.250</td>
<td>V</td>
</tr>
<tr>
<td>UVLO Threshold Hysteresis</td>
<td>UVLO Rising</td>
<td>40</td>
<td></td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td>UVLO Low Quiescent Current Threshold</td>
<td>$I_{VIN} &lt; 1µA$</td>
<td>0.36</td>
<td>0.62</td>
<td>0.85</td>
<td>V</td>
</tr>
<tr>
<td>UVLO Pin Input Current</td>
<td>UVLO = 1.15V</td>
<td>4.5</td>
<td>5.7</td>
<td>6.8</td>
<td>µA</td>
</tr>
<tr>
<td></td>
<td>UVLO = 1.30V</td>
<td>20</td>
<td>150</td>
<td></td>
<td>nA</td>
</tr>
<tr>
<td>OVLO</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OVLO Threshold Voltage</td>
<td>OVLO Rising</td>
<td>1.225</td>
<td>1.250</td>
<td>1.275</td>
<td>V</td>
</tr>
<tr>
<td>OVLO Threshold Hysteresis</td>
<td>OVLO Falling</td>
<td>–33</td>
<td></td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td>OVLO Pin Input Current</td>
<td>OVLO = 1.17V</td>
<td>10</td>
<td>150</td>
<td></td>
<td>nA</td>
</tr>
<tr>
<td></td>
<td>OVLO = 1.32V</td>
<td>120</td>
<td>400</td>
<td></td>
<td>nA</td>
</tr>
<tr>
<td>Linear Regulator</td>
<td>IntVCC Regulation Voltage</td>
<td>$I_{INTVCC} = 0mA$ to 20mA</td>
<td>•</td>
<td>9.6</td>
<td>10.0</td>
</tr>
<tr>
<td></td>
<td>Regulator Dropout Voltage ($V_IN – IntVCC$)</td>
<td>$V_IN = 9V, I_{INTVCC} = 20mA$</td>
<td></td>
<td>600</td>
<td></td>
</tr>
<tr>
<td></td>
<td>IntVCC Undervoltage Lockout Threshold</td>
<td>IntVCC Falling</td>
<td>4.60</td>
<td>4.75</td>
<td>4.90</td>
</tr>
<tr>
<td></td>
<td>IntVCC Undervoltage Hysteresis</td>
<td></td>
<td>0.45</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>IntVCC Overvoltage Lockout Threshold</td>
<td>IntVCC Rising</td>
<td>17.0</td>
<td>17.4</td>
<td>17.8</td>
</tr>
<tr>
<td></td>
<td>IntVCC Overvoltage Hysteresis</td>
<td></td>
<td>–0.65</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>IntVCC Current Limit</td>
<td>$V_IN = 12V$</td>
<td>•</td>
<td>25</td>
<td>33</td>
</tr>
<tr>
<td></td>
<td>IntVCC Current in Shutdown</td>
<td>$UVLO = 0V$, $INTVCC = 10V$</td>
<td></td>
<td>125</td>
<td></td>
</tr>
<tr>
<td></td>
<td>IntVCC Line Regulation</td>
<td>$10.8V \leq V_IN \leq 100V$</td>
<td></td>
<td>0.001</td>
<td>0.01</td>
</tr>
<tr>
<td></td>
<td>IntVCC Load Regulation</td>
<td>$0mA \leq I_{INTVCC} \leq 20mA$</td>
<td></td>
<td>–3.0</td>
<td>–0.4</td>
</tr>
<tr>
<td>Duty Cycle Control</td>
<td>Minimum GATE On-Time</td>
<td></td>
<td></td>
<td></td>
<td>190</td>
</tr>
<tr>
<td></td>
<td>Maximum Duty Cycle</td>
<td>$V_IN = 12V$</td>
<td>•</td>
<td>75</td>
<td>78</td>
</tr>
<tr>
<td></td>
<td>RDVIN Pin Input Current</td>
<td></td>
<td>•</td>
<td>19.7</td>
<td>20.0</td>
</tr>
<tr>
<td></td>
<td>Duty Control Transconductance (Note 6) ($\Delta I_{DFILT}/\Delta V_{SET}$)</td>
<td>$V_{SET} = 1V$</td>
<td></td>
<td>22.5</td>
<td>25.0</td>
</tr>
<tr>
<td></td>
<td>Duty Mode Control Gain (Notes 6, 7), Gain = $V_{FB}/V_{SET}$ at $I_{DFILT} = 0µA$</td>
<td>$V_{SET} = 0.5V$ to 6V</td>
<td>•</td>
<td>11.76</td>
<td>12.00</td>
</tr>
<tr>
<td></td>
<td>Duty Cycle Foldback, Foldback = Duty at $V_{SS} = 1.15V$/Duty (Nom)</td>
<td>$SS = 1.15V$</td>
<td></td>
<td>0.14</td>
<td></td>
</tr>
<tr>
<td>Error Amplifier</td>
<td>FBX Error Amp Reference Voltage</td>
<td>$FBX &gt; 0V$</td>
<td>•</td>
<td>1.568</td>
<td>1.600</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$FBX &lt; 0V$</td>
<td>•</td>
<td>–0.820</td>
<td>–0.800</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$FBX &gt; 0V$</td>
<td></td>
<td>6</td>
<td>7.5</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$FBX &lt; 0V$</td>
<td></td>
<td>5.5</td>
<td>7.5</td>
</tr>
</tbody>
</table>
# LT8310

## Electrical Characteristics

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ C$, $V_{IN} = 24V$, UVLO = 24V, OVLO = 0V, SYNC = 0V, SENSE = 0V, unless otherwise noted.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Conditions</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Feedback Mode Threshold Voltage (Below = Duty Mode/Above = Current Mode)</td>
<td>$FBX &gt; 0V$</td>
<td>0.2</td>
<td>0.3</td>
<td>0.4</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>$FBX &lt; 0V$</td>
<td>−0.3</td>
<td>−0.2</td>
<td>−0.13</td>
<td>V</td>
</tr>
<tr>
<td>Feedback Mode Threshold Hysteresis</td>
<td>$FBX &gt; 0V$</td>
<td>20</td>
<td></td>
<td></td>
<td>mV</td>
</tr>
<tr>
<td></td>
<td>$FBX &lt; 0V$</td>
<td>20</td>
<td></td>
<td></td>
<td>mV</td>
</tr>
<tr>
<td>FBX Pin Input Current</td>
<td>$FBX = 1.6V$</td>
<td>70</td>
<td>100</td>
<td>100</td>
<td>nA</td>
</tr>
<tr>
<td></td>
<td>$FBX = −0.8V$</td>
<td></td>
<td></td>
<td></td>
<td>nA</td>
</tr>
<tr>
<td>Transconductance ($\Delta V_{VC}/\Delta V_{FBX}$)</td>
<td></td>
<td>250</td>
<td></td>
<td></td>
<td>µA/V</td>
</tr>
<tr>
<td>$V_C$ Source Current</td>
<td>$V_{FBX} = 0V$, $V_{VC} = 1.3V$</td>
<td></td>
<td></td>
<td></td>
<td>−14</td>
</tr>
<tr>
<td>$V_C$ Sink Current</td>
<td>$V_{FBX} = 1.7V$, $V_{VC} = 1.3V$</td>
<td>13</td>
<td>11</td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td></td>
<td>$V_{FBX} = −0.85V$, $V_{VC} = 1.3V$</td>
<td>11</td>
<td>10</td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td>$V_C$ Pin Output Impedance</td>
<td></td>
<td>3.3</td>
<td></td>
<td></td>
<td>MΩ</td>
</tr>
<tr>
<td>$V_C$ Pin Current Mode Gain</td>
<td></td>
<td>5</td>
<td></td>
<td></td>
<td>V/V</td>
</tr>
</tbody>
</table>

### Gate Driver

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Conditions</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>GATE Rise Time</td>
<td>$C_{GATE} = 3.3nF$</td>
<td>30</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>GATE Fall Time</td>
<td></td>
<td>27</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>GATE Low Voltage</td>
<td></td>
<td></td>
<td></td>
<td>0.05</td>
<td>V</td>
</tr>
<tr>
<td>GATE High Voltage</td>
<td>INTVCC</td>
<td></td>
<td></td>
<td>−0.05</td>
<td>V</td>
</tr>
</tbody>
</table>

### Current Sense

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Conditions</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>SENSE Pin Maximum Current Threshold</td>
<td></td>
<td>115</td>
<td>125</td>
<td>135</td>
<td>mV</td>
</tr>
<tr>
<td>SENSE Pin Input Current</td>
<td></td>
<td>−200</td>
<td></td>
<td></td>
<td>µA</td>
</tr>
</tbody>
</table>

### Oscillator

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Conditions</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Switching Frequency</td>
<td>$R_T = 100k$ to GND, $V_{SS} \geq 2.9V$</td>
<td>●</td>
<td>95</td>
<td>100</td>
<td>105</td>
</tr>
<tr>
<td></td>
<td>$R_T = 33.2k$ to GND, $V_{SS} \geq 2.9V$</td>
<td>●</td>
<td>285</td>
<td>300</td>
<td>315</td>
</tr>
<tr>
<td></td>
<td>$R_T = 20k$ to GND, $V_{SS} \geq 2.9V$</td>
<td>●</td>
<td>475</td>
<td>500</td>
<td>525</td>
</tr>
<tr>
<td>Switching Frequency Line Regulation</td>
<td>$V_{IN} = 6V$ to 100V</td>
<td></td>
<td></td>
<td>0.01</td>
<td>%</td>
</tr>
<tr>
<td>RT Pin Voltage</td>
<td>$V_{SS} = 3V$</td>
<td>0.8</td>
<td>1.0</td>
<td>1.3</td>
<td>V</td>
</tr>
<tr>
<td>Frequency Foldback</td>
<td>$V_{SS} = 1.15V$</td>
<td>0.15</td>
<td>0.20</td>
<td>0.25</td>
<td>Hz/Hz</td>
</tr>
<tr>
<td>Foldback = $(f_{OSC} \text{ at } V_{SS} = 1.15V)/f_{OSC(\text{NOM})}$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SYNC Pin Input High Threshold Voltage</td>
<td></td>
<td>2.00</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>SYNC Pin Input Low Threshold Voltage</td>
<td></td>
<td>1.00</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>SYNC Pin Input Resistance</td>
<td>$SYNC = 2V$</td>
<td>200</td>
<td></td>
<td></td>
<td>kΩ</td>
</tr>
<tr>
<td>SYNC Frequency Operating Range</td>
<td>$R_T = 33.2k$</td>
<td>●</td>
<td>260</td>
<td>400</td>
<td>kHz</td>
</tr>
<tr>
<td>Minimum SYNC High Setup Time</td>
<td>$f_{SW} = 400kHz$</td>
<td>●</td>
<td>250</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>Minimum SYNC Low Hold Time</td>
<td>$f_{SW} = 400kHz$</td>
<td>●</td>
<td>250</td>
<td></td>
<td>ns</td>
</tr>
</tbody>
</table>

### SOUT Driver

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Conditions</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>SOUT Rise Time</td>
<td>$C_{SOUT} = 1nF$</td>
<td>20</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>SOUT Fall Time</td>
<td>$C_{SOUT} = 1nF$</td>
<td>25</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>SOUT Low Voltage</td>
<td></td>
<td></td>
<td></td>
<td>0.05</td>
<td>V</td>
</tr>
<tr>
<td>SOUT High Voltage</td>
<td>INTVCC</td>
<td></td>
<td></td>
<td>−0.05</td>
<td>V</td>
</tr>
</tbody>
</table>
ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at \( T_A = 25^\circ C \), \( V_{IN} = 24V \), \( UVLO = 24V \), \( OVLO = 0V \), \( SYNC = 0V \), \( SENSE = 0V \), unless otherwise noted.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>SOUT-to-GATE Delay (( t_{PRE} ))</td>
<td>SOUT Falling to GATE Rising (Note 8)</td>
<td>●</td>
<td>190</td>
<td>240</td>
<td>300</td>
</tr>
<tr>
<td>GATE-to-SOUT Delay (( t_{POST} ))</td>
<td>GATE Falling to SOUT Rising (Note 8)</td>
<td>●</td>
<td>0</td>
<td>12</td>
<td>25</td>
</tr>
</tbody>
</table>

Soft-Start

SS Active Switching Level (GATE Switches) | | 0.95 | 1.00 | 1.05 | V |
SS Frequency Foldback Complete | \( f_{OSC} \) within Specified Limits | ● | 2.5 | V |
SS Pin Current (Note 8) | Soft-Up | ● | –60 | –50 | –40 | µA |
| Slow Wake | ● | –6 | –5 | –4 | µA |
| Hard-Down, \( V_{SS} = 0.4V \) | | 6 | | mA |
SS Reset Threshold Voltage | | 0.27 | V |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: All voltages are relative to GND unless otherwise noted. All pin currents are defined positive into the pin unless otherwise noted.

Note 3: Do not apply a positive or negative voltage or current source to the GATE or SOUT pins, otherwise permanent damage may occur.

Note 4: The LT8310E is guaranteed to meet performance specifications from the 0°C to 125°C junction temperature. Specifications over the –40°C to 125°C operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LT8310I is guaranteed over the full –40°C to 125°C operating junction temperature range. The LT8310H is guaranteed over the full –40°C to 150°C operating junction temperature range. The LT8310MP is guaranteed over the full –55°C to 150°C operating junction temperature range. Operating lifetime is derated at junction temperatures greater than 125°C.

Note 5: The LT8310 includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed the maximum operating junction temperature when overtemperature protection is active. Continuous operation above the specified maximum junction temperature may impair device reliability.

Note 6: \( V_{SET} = V_{INTVCC} – V_{RDVIN} \).

Note 7: Line regulation in duty mode control applications is constrained by the accuracy of the RDVIN pin input current, the duty mode control gain, and the external set resistor, \( R_{SET} \). \( R_{SET} \) should be specified to 1% or better.

Note 8: See the Timing Diagrams section.
For more information www.linear.com/LT8310
TYPICAL PERFORMANCE CHARACTERISTICS

TA = 25°C, unless otherwise noted.
TYPICAL PERFORMANCE CHARACTERISTICS  
$T_A = 25°C$, unless otherwise noted.

Driver Nonoverlap Delays vs Temperature

Set Current vs Soft-Start Voltage

Switching Frequency (Normalized) vs Soft-Start Voltage

GATE Duty Cycle (Normalized) vs Soft-Start Voltage

Output Voltage Transient Response (Typical Applications, Pages 1 and 31)
PIN FUNCTIONS

UVLO (Pin 1): System Undervoltage Lockout Input. Program the system falling UVLO threshold (minimum \( V_{\text{IN}} \) voltage) with a resistive voltage divider from \( V_{\text{IN}} \) to this pin. The pin voltage is compared internally to an accurate 1.22V threshold. Program the system rising UVLO hysteresis via this pin’s 5.7\( \mu \)A hysteretic current and the values of the external resistors. The device is shut down below the UVLO threshold and draws 1\( \mu \)A or less from \( V_{\text{IN}} \) when \( V_{\text{UVLO}} \leq 0.36V \) (min). The UVLO pin can withstand 100V maximum.

OVLO (Pin 3): System Overvoltage Lockout Input. Program the system rising OVLO threshold (maximum \( V_{\text{IN}} \) voltage) with a resistive voltage divider from \( V_{\text{IN}} \) to this pin. The pin voltage is compared internally to an accurate 1.25V threshold. Exceeding the OVLO threshold sets the fault latch and forces a system shutdown.

DFILT (Pin 5): Duty Cycle Loop Filter Pin. Set the duty cycle loop filter pole by connecting a capacitor to GND from this pin in both duty mode and current mode applications. Consult the Applications Information section to choose the capacitor value to reduce load step ringing in duty mode control applications. Do not float this pin, a capacitor is required.

RT (Pin 6): Switching Period Set Input. Set the oscillator switching period (frequency) via a resistor to GND from this pin, typically 20k to 100k for 2\( \mu \)S to 10\( \mu \)S (500kHz to 100kHz). In applications where an external clock drives the SYNC pin, program the switching period to the expected SYNC frequency value. Place the resistor close to the pin and minimize stray capacitance. Do not leave the RT pin open.

SYNC (Pin 7): External Clock Input. Drive this pin with an external fixed-frequency clock signal to synchronize switching to it. The SYNC falling edge is automatically detected and converted to a pulse that starts the minimum off-time of the duty cycle. The SYNC pulse low and high times must both be \( \geq 250\text{ns} \). Select an \( R_T \) resistor that programs the internal switch frequency to the external SYNC frequency to keep the maximum duty cycle limit accurate. When \( V_{\text{SS}} \) < 1V, the SYNC pin is ignored.

SS (Pin 8): Soft-Start Input. Program start and hiccup timing by tying an external capacitor between SS and GND. During normal soft-start this pin sources 50\( \mu \)A. During faults and initial start, a 6mA (typ) current sink discharges this pin to 0.27V (typ). The GATE pin is shut off until \( V_{\text{SS}} \geq 1V \). After an overcurrent shutdown, the pin sources only 5\( \mu \)A until \( V_{\text{SS}} \geq 1V \), which provides an extended wake-up period that reduces power dissipation during repeated start-up retries (hiccup mode). Switching frequency and duty cycle are folded back until \( SS > 2.5V \). Above 1V, the pin sources 50\( \mu \)A until charged to an internal 3V clamp.

\( V_C \) (Pin 9): Transconductance Error Amp Output. Compensate the converter loop at this pin with an external series resistor and capacitor to GND in feedback applications. In opto-isolated feedback applications, compensation is generally done on the secondary side (see the Applications Information section). In duty mode control applications that have no output voltage feedback, leave this pin unconnected.

FBX (Pin 10): Feedback Input and Mode Control. Standard input for nonisolated applications that require voltage feedback. Program output voltage with a resistive voltage divider to compare to the internal 1.6V reference for positive output applications, or to the \(-0.8V\) reference for negative output applications. When \(-0.2V < V_{\text{FBX}} < 0.3V\), duty mode controls the GATE pin, otherwise FBX is assumed to be in control. FBX exceeding its reference by 7.5% ends the switching cycle in progress without triggering a system reset. Tie FBX to GND if duty mode only is desired.

SOUT (Pin 11): Synchronization Output. Pulse transformer driver for applications with synchronous secondary-side control, complementary to GATE. The SOUT falling edge leads GATE turn-on by 240\( \text{ns} \) (typ), and the rising edge trails GATE turn off by 12\( \text{ns} \) (typ). Actively pulled to INTVcc during shutdown.

NC (Pin 12): No Internal Connection. Connect to GND.
PIN FUNCTIONS

SENSE (Pin 13): Switch Current Sense Input. Positive input of the low side current sense to the control loops and the overcurrent comparator. Kelvin-connect this pin to the sense resistor at the source of the N-channel MOSFET switch. Exceeding 125mV at this pin triggers an overcurrent fault, and sends the system into fast shutdown, slow wake-up, and soft-start.

GATE (Pin 14): Switch Control Output. Low side switch drive (GND to INTVCC) for external N-channel MOSFET. The maximum duty cycle is limited to 78% (typ) because resonant reset forward converters require time for transformer flux to reset. Actively pulled to GND during shutdown.

INTVCC (Pin 15): Regulated Supply Output. A 10V LDO supply generated from VIN and capable of supplying the GATE pin. Must be bypassed with a 4.7µF capacitor or higher. The regulator voltage can be externally driven up to 17V, as long as VIN ≥ VINTVCC, to reduce internal power dissipation from VIN or to accommodate more than 10V gate drive for high voltage N-channel MOSFETs.

RDVIN (Pin 16): Duty Cycle Control Input. This pin sinks a precise 20µA in normal operation, but less during soft-start, when the duty cycle is folded back. Connect a resistor RSET between the INTVCC and RDVIN pins to program the desired (no opto) application output voltage:

\[ R_{SET} = \left( \frac{N_p}{N_s} \right) \cdot \frac{V_{OUT}}{20\mu A} \]

Resistor value accuracy contributes directly to the output voltage accuracy, choose appropriate tolerance. In current mode applications, feedback sets VOUT, therefore program RSET to set a maximum duty cycle guardrail that constrains the volt-seconds of flux in the transformer during transients. This pin must be connected to INTVCC by a resistor.

VIN (Pin 18): Supply Input and System Input Voltage Sense. Input supply for the part; operational from 6V to 100V. Accurate duty cycle requires accurate sensing of the VIN voltage, so keep the connection to the transformer primary short to minimize resistive voltage drops. Bypass to GND with 1µF.

NC (Pin 20): No Internal Connection. Connect to VIN.

GND (Exposed Pad Pin 21): Ground. This pin also senses the negative terminal of the current sense resistor. Solder the exposed pad directly to the ground plane.
Figure 1. LT8310 Block Diagram Configured as a Nonsynchronous Duty Mode Converter
**TIMING DIAGRAMS**

Start-Up/Soft-Start/Fault/Shutdown/Restart

- \( V_{\text{IN}} \)
- \( V_{\text{UVLO}} \) (RISING - 1.26V)
- \( V_{\text{INTVCC}} \) (5.2V)
- \( V_{\text{SS}} \)
- \( V_{\text{GATE}} \)
- \( V_{\text{SENSE}} \)

**Nonoverlapping GATE/SOUT**

- \( V_{\text{SOUT}} \)
- \( V_{\text{GATE}} \)

For more information [www.linear.com/LT8310](http://www.linear.com/LT8310)
INTRODUCTION
The LT8310 is a constant-frequency forward converter controller with a low side N-channel MOSFET gate driver and low side switch current sensing that offers two operating modes: duty mode control and peak current mode control. Duty mode control that requires no output voltage feedback is targeted for (but not limited to) isolated duty mode control applications, to which it brings a simple schematic, low parts count, and only one isolation element, a transformer. In current mode control applications, feedback determines the output voltage, but the duty control loop enforces a programmable relative maximum duty cycle that clamps the volt-seconds of core flux to avoid transformer saturation during transients. At all times the LT8310 also enforces an absolute maximum duty cycle that provides time to reset the core each switching period. With a pending patent architecture, the LT8310’s duty control loop imposes volt-second accuracy over the span of input voltage that translates into both accurate output voltage without feedback and protection from transformer saturation.

Duty Mode Control
The duty mode control loop compels a PWM duty cycle that is inversely proportional to the system input voltage, \( D(V_{IN}) \propto \frac{1}{V_{IN}} \), which is the correct function for a buck (or buck derived) converter to generate a constant output regardless of the line input. For a given scaling constant \( K_D \),

\[
D(V_{IN}) = \frac{K_D \cdot [V]}{V_{IN}} \quad [1]
\]

In a forward converter with transformer turns ratio \( N_P/N_S \),

\[
V_{OUT} = \frac{D(V_{IN}) \cdot V_{IN}}{N_P / N_S} = \frac{K_D}{N_P / N_S} \quad [2]
\]

In the discussion that follows it will be helpful to refer to the Block Diagram in Figure 1. Duty mode control governs operation when the feedback pin (FBX) is tied to GND. It serves as an accurate volt-second clamp when current mode control governs operation because feedback is present. The system clock starts the PWM duty cycle by driving the GATE pin high to close the external MOSFET switch and initiating a timing ramp in the duty loop ramp generator. While GATE is high, current proportional to \( V_{IN} \) discharges a capacitor (CDFILT) between the DFILT pin and GND; when GATE is pulled low, a fixed current charges it. The duty cycle ends when the ramp voltage plus some switch current feedback exceeds the DFILT voltage, at which point GATE falls and shuts off the primary-side switch until the start of the next period.

The condition of the main switch (on or off, as indicated by GATE pin voltage) controls the sourcing and sinking of current at the DFILT pin. The voltage imposed between the INTVCC and RDVIN pins, \( V_{SET} \), establishes an internal reference current (IREF). During the switch on-time, \( D \cdot t_{SW} \), a current proportional to the system input voltage \( V_{IN} \) (which is sensed at the \( V_{IN} \) supply pin) is subtracted from the reference current and driven at DFILT. During the switch off-time, \( (1-D) \cdot t_{SW} \), only the reference current is driven. The external capacitor to GND at DFILT (CDFILT) integrates the current. In steady-state operation with sufficient load, the feedback loop forces the net cycle current to zero, which produces a duty cycle inversely proportional to \( V_{IN} \) (Equation 3), and ultimately a constant output voltage (Equation 4). An external resistor (RSET) between INTVCC and RDVIN and a precise 20\( \mu \)A sink at RDVIN program \( V_{SET} \) and thus, \( V_{OUT} \).

\[
D = \frac{12 \cdot V_{SET}}{V_{IN}} \quad [3]
\]

\[
V_{OUT} = \frac{12 \cdot V_{SET}}{N_P / N_S} \quad [4]
\]
**LT8310**

**OPERATION**

With no output voltage feedback, the secondary-side LC filter might freely ring (depending on load resistance and parasitics) in response to load current steps; the primary-side switch current that feeds into the duty mode control loop limits the ringing. During the switch on-time, inductor current translates to switch current that is scaled and added to the timing ramp. Constant current is absorbed into the DC level of the DFILT voltage, which does not affect duty cycle, but changing current dynamically adjusts the duty cycle to dampen the ringing. The DFILT capacitor is chosen with respect to the output LC time constant \((\sqrt{LT\cdot C_I})\) to track out the oscillation. The selection of this capacitor is discussed in the section, Compensating the Duty Mode Control Loop.

Duty mode control operation requires a minimum load in steady-state to balance the sum of the transformer magnetization current and output inductor ripple current, see the section, Minimum Load Requirements.

**Current Mode Control**

To serve applications that require tighter output voltage regulation and faster load response, the LT8310 offers standard constant-frequency peak current mode control when output voltage feedback (opto-isolated or non-isolated) is connected. The system clock starts the PWM duty cycle by driving the GATE pin high to close the external MOSFET switch. The switch current flows through the external current sensing resistor \(R_{\text{SENSE}}\) and generates a voltage proportional to the switch current. The current sense voltage is amplified and added to a stabilizing slope compensation ramp. When the resulting sum exceeds the control pin \(V_C\) voltage, the duty cycle ends, and the main switch is opened. The \(V_C\) pin level is set by the error amplifier, which amplifies the difference between the reference voltage (1.6V or –0.8V, depending on the configuration) and the feedback pin (FBX) voltage. In this manner, the error amplifier sets the correct peak switch current level to keep the output in regulation.

Several system operation and protection features are exclusive to current mode control. When the load is light, automatic pulse skipping allows the effective switching period to extend, which lowers the duty cycle without necessitating impractically narrow GATE pulses. If FBX pin overvoltage is detected during a cycle, the duty cycle ends, GATE falls, and the switch turns off, which allows the output voltage to coast down. When current mode control governs operation, the duty loop circuitry acts as a relative maximum duty cycle clamp that protects the transformer from developing excessive volt-seconds of flux during transients and it limits the output voltage. This feature also allows the system to revert to duty mode control if FBX is grounded. The duty cycle clamp margin is user-programmable.

**Common Operation and Protection Features**

A programmable soft-start pin (SS) controls the power-up time and folds back the switching frequency and the duty cycle during start-up to protect the transformer and to limit inrush current. A minimum on-time of 190ns (typ) ensures that the MOSFET switch has enough time to turn on reliably, and a maximum duty cycle of 78% guarantees time for core reset each cycle. The SYNC pin allows an external pulse signal to override the LT8310’s oscillator and set the switching period. The SOUT pin supplies a non-overlapping signal complementary to the GATE that may be used for synchronous converter applications. The SOUT pin driver has about 40% of the GATE pin’s drive strength, and may be used to drive a pulse transformer (isolated) for forced continuous mode (FCM) operation.

Other protection mechanisms end the normal switching cycle or force system shutdown to protect the application circuit. The minimum and maximum \(V_{\text{IN}}\) operating thresholds are programmed at the UVLO and OVLO pins, respectively. Input voltages outside of the set limits shut down the system. Shutdown also occurs when the INTVCC regulator voltage goes above or below its operating range, and when the die temperature exceeds 165°C. The switch...
**OPERATION**

An overcurrent limit threshold is programmed at the SENSE pin. If the maximum current limit is reached, a fault latch is set and the system shuts down. Upon restart the system will operate in hiccup mode, which extends the soft-start time and thus reduces average power dissipated in the MOSFET during repeated retries.

**Forward Converter Basics**

A forward converter is a buck-derived topology that comprises a transformer, a primary-side PWM-controlled switch, secondary-side switches, an inductor, and a capacitor, as shown in Figure 3. The secondary-side switches may be nonsynchronous (diodes), synchronous (MOSFETs), or a combination thereof. The transformer provides galvanic isolation for isolated applications.

Refer to Figure 2 in the following discussion of signals in a forward converter. When the GATE signal goes high, the primary winding sees the full input voltage, and the secondary winding voltage has a value scaled by the turns ratio, $V_{IN}/(N_P/N_S)$. During this period the forward diode

![Figure 3. Forward Converter Architecture (Nonsynchronous)](image)

![Figure 2. Typical Signals in a Forward Converter](image)
D1 conducts, which imposes \( V_{IN}/(N_P/N_S) - V_{OUT} \) across inductor L1 (ignoring voltage drop across the diode), for the switch on-time, \( D \cdot t_{SW} \). When the GATE signal goes low, the switch turns off, and the primary winding voltage collapses as the primary current charges the reset resistor \( CRST \). The switch node voltage \( (V_{SW}) \) resonates past \( V_{IN} \), which takes the primary winding voltage negative. The secondary winding voltage also goes negative, forward diode D1 turns off, and the inductor current flows through the catch diode, D2, which imposes \(-V_{OUT}\) (again ignoring diode drop) across inductor L1 for the switch off-time, \((1 - D) \cdot t_{SW}\). The output voltage may be calculated by considering the volt-second balance in the inductor under steady-state conditions (Equation 5), and then solving for \( V_{OUT} \). Equation 6 makes it clear that forcing the duty cycle to be inversely proportional to the input voltage would create a constant output voltage as desired.

\[
\left( \frac{V_{IN}}{N_P/N_S} - V_{OUT} \right) \cdot D \cdot t_{SW} + (-V_{OUT}) \cdot (1 - D) \cdot t_{SW} = 0 \quad [5]
\]

\[
V_{OUT} = \frac{D \cdot V_{IN}}{N_P/N_S} \quad [6]
\]

To keep the transformer from saturating, its core flux must be reset periodically. The LT8310 relies on resonant reset each cycle uses a capacitor between the switch node, SW, and ground (see Figure 2). When the main switch turns off at the end of the duty cycle, \( V_{SW} \) ramps up to and beyond \( V_{IN} \), which cuts off secondary-side current and forces primary-side current to charge the switching node. Node SW resonates for half a sine wave until the transformer voltage and current are both zero, which leaves \( V_{SW} = V_{IN} \) until the next switch activation. Note that (1) the maximum voltage on the primary switch exceeds the input voltage, and may be well above it, and (2) ideally, the flux reset completes within the switch off-time before the next cycle begins. The LT8310 controller imposes an absolute maximum duty cycle that provides a predictable minimum off-time (at a given switching frequency) in which to reset the core.
APPLICATIONS INFORMATION

INTVCC Regulator Bypassing and Operation

The GATE and SOUT pin drivers and other chip loads are powered from the INTVCC pin, which is an internally regulated supply. The internal low dropout regulator requires a capacitor from the INTVCC pin to GND for stable operation and to store the charge for the large GATE and SOUT switching currents; a 4.7 μF capacitor is adequate for most applications. Choose a 16V rated low ESR, X7R ceramic capacitor for best performance. Place the capacitor close to the LT8310 to minimize the trace length both to the INTVCC pin and to the chip ground. In shutdown, the INTVCC pin sinks 125 μA (typical) until the pin voltage falls below 4.75V.

An internal current limit on the INTVCC output protects the LT8310 from excessive on-chip power dissipation. The minimum specified current limit should be considered when choosing the switching N-channel MOSFET and the operating frequency. Careful selection of a lower Qg MOSFET allows higher GATE switching frequencies, which leads to smaller magnets. SOUT switching current must be accounted for when that pin drives a MOSFET gate, but in typical applications where SOUT is unused or drives an AC-coupled pulse transformer, GATE switching dominates the steady-state regulator load and the SOUT current may be ignored. The MOSFET gate drive switching current required may be calculated using Equation 7, see the Thermal Considerations section for further information.

\[ I_{\text{DRIVE}} = Q_g \cdot f_{\text{SW}} \]  \[7\]

The INTVCC voltage tracks a few hundred millivolts below the supply voltage until the regulation loop closes when \( V_{\text{IN}} \) exceeds about 10.5V. The INTVCC pin has its own undervoltage disable set to 4.75V (typical) that protects the external MOSFET from excessive power dissipation caused by not being fully enhanced. If the INTVCC pin drops below its undervoltage threshold, the GATE pin will be forced to GND, the SOUT pin will follow the INTVCC voltage, and the soft-start pin will be reset.

The regulator may be overdriven from external circuitry to reduce switching power dissipation in the LT8310 package, or to drive a MOSFET switch with a high threshold. The overdriven INTVCC pin voltage must be less than the IC supply to avoid back-driving the \( V_{\text{IN}} \) pin. The INTVCC pin has its own overvoltage threshold set to 17.4V (typical) that disables the system to protect MOSFETs rated for \( V_{\text{GS(MAX)}} = 20V \), a common specification. As with undervoltage shutdown, the GATE pin will be forced to GND, the SOUT pin will follow the INTVCC voltage, and the soft-start pin will be reset. A 4.7 μF 25V rated low ESR, X7R capacitor is recommended when INTVCC is overdriven.

Programming the System Turn-On and Turn-Off Thresholds

The system undervoltage and overvoltage thresholds are programmed by a resistive voltage divider from \( V_{\text{IN}} \) to UVLO and OVLO, respectively (Figure 4). The falling UVLO threshold, 1.22V (nom), accurately sets the minimum operating \( V_{\text{IN}} \) (Equation 8), below which the system goes into low power mode. A 5.7μA (typical) pull-down current that is active when the UVLO pin is below its falling threshold provides rising hysteresis that sets the minimum start-up \( V_{\text{IN}} \) (Equation 9). The built-in comparator hysteresis contributes a small amount to the rising threshold as well.

\[ V_{\text{IN(UVLO FALLING)}} = 1.22V \cdot \frac{R3 + R2 + R1}{R2 + R1} \]  \[8\]

\[ V_{\text{IN(UVLO RISING)}} = V_{\text{IN(UVLO FALLING)}} + 5.7\mu A \cdot R3 + 40mV \cdot \frac{R3 + R2 + R1}{R2 + R1} \]  \[9\]

The rising OVLO threshold, 1.25V (nom), accurately sets the maximum operating \( V_{\text{IN}} \) (Equation 10), above which the system stops switching and awaits soft-start. The built-in comparator hysteresis provides rising hysteresis that sets the maximum restart \( V_{\text{IN}} \) (Equation 11).

![Figure 4. Resistor Connections for System UVLO and OVLO Threshold Programming](image-url)


\[ V_{\text{IN(OVLO RISING)}} = 1.25V \cdot \left( \frac{R3+R2+R1}{R1} \right) \]  \[10\]

\[ V_{\text{IN(OVLO FALLING)}} = V_{\text{IN(OVLO RISING)}} - 33mV \cdot \left( \frac{R3+R2+R1}{R1} \right) \]  \[11\]

Selecting the resistor values best proceeds as follows:

1. Choose \( V_{\text{IN(UVLO FALLING)}} \) and \( V_{\text{IN(OVLO RISING)}} \) for the system
2. Choose a rising hysteresis voltage, \( V_{\text{HYST(UVLO RISING)}} \), and calculate \( R3 = V_{\text{HYST(UVLO RISING)}}/5.7\mu A \)
3. Calculate the sum of \( R2 + R1 \) from Equation 8
4. Calculate \( R1 \) from Equation 10, which then determines \( R2 \), and
5. Recheck the thresholds using actual resistor values.

Programming the Duty Cycle Loop Output Voltage Target

In all applications, the LT8310 duty mode control loop must have a programmed output voltage target, \( V_{\text{OUT(TARG)}} \), that is the value the converter would produce, without output voltage feedback, using ideal components. For the forward converter, this is characterized by Equation 6 (here recast with the target output).

\[ V_{\text{OUT(TARG)}} = \frac{D \cdot V_{\text{IN}}}{N_P / N_S} \]  \[12\]

This is accomplished by setting the scaling factor (\( K_D \)) of the duty cycle versus \( V_{\text{IN}} \) function and choosing the transformer turns ratio (\( N_P/N_S \)). In applications without output voltage feedback, the target voltage minus any voltage drops (e.g., diode thresholds, ohmic losses) yields the nominal output voltage, \( V_{\text{OUT}} \). In applications using an opto-coupler, the target is used as an upper guard rail level to the nominal output voltage that is set by feedback, and it is a measure of the relative duty cycle clamp margin.

First consider the transformer turns ratio in the core schematic in Figure 5. Since duty mode control forces the duty cycle to be inversely proportional the input voltage, the largest duty cycle occurs at the lowest operating input voltage. For a given target output voltage and minimum input voltage, the LT8310’s maximum duty cycle limit, 75% (min), constrains the turns ratio per Equation 13.

\[ \frac{N_P}{N_S} < \frac{0.75 \cdot V_{\text{IN(MIN)}}}{V_{\text{OUT(TARG)}}} \]  \[13\]

After fixing the turns ratio, consider the duty cycle. In general, the highest operating duty cycle should be maximized to best utilize the MOSFET each switching period, and to reduce the effect of switching losses each in cycle. The

---

**Figure 5. Forward Nonsynchronous Converter Core Schematic**
duty cycle should be checked for feasibility and margin over the full VIN operating range. The minimum input voltage produces the maximum duty cycle, which must not exceed the LT8310’s minimum-specified maximum duty cycle limit (75%). The maximum input voltage produces the minimum duty cycle, which must be greater than duty cycle of the minimum GATE pulse width, $f_{SW} \cdot t_{ON(MIN)}$, as in Equation 14.

$$f_{SW} \cdot t_{ON(MIN)} < \frac{V_{OUT(TARG)}}{V_{IN}} \cdot \frac{N_P}{N_S} < 0.75 \quad [14]$$

Finally, the duty cycle scaling must be programmed. As discussed in the latter part of the section, Duty Mode Control, the voltage difference between the INTVCC and RDVIN pins, $V_{SET}$, and an accurate internal gain of 12V/V sets the duty mode loop scaling constant, $K_D$. The RDVIN pin sinks a precise 20µA that permits a single resistor, $R_{SET}$, to program the voltage difference.

$$K_D = \frac{12V}{V} \cdot V_{SET} = \frac{12V}{V} \cdot (20\mu A \cdot R_{SET}) \quad [15]$$

Resistor $R_{SET}$ may be chosen to achieve the desired $V_{OUT(TARG)}$ based on Equation 16.

$$R_{SET} = \frac{V_{OUT(TARG)} \cdot N_P}{12V/V \cdot N_S \cdot 20\mu A} \quad [16]$$

The tolerance of the set resistor contributes directly to the accuracy of the target output voltage, which is especially important to the accuracy of converters operating without output voltage feedback, so always use a 1% or better resistor. Keep $R_{SET}$ close to the RDVIN and INTVCC pins of the chip to minimize trace length and avoid cross-coupling with other signals.

During soft-start, the RDVIN sinking current is reduced to fold back the duty cycle while the clock frequency is also reduced. This protects the transformer by limiting the volt-seconds of flux generated when the clock period is made longer. Take care to consider the flux conditions during soft-start if external currents are employed for trimming or margining.

### Programming the Switching Frequency

The RT frequency adjust pin allows the user to program the switching frequency from 100kHz to 500kHz to optimize efficiency and performance or external component size. Higher frequency operation yields smaller component size, but increases switching losses and gate driving current, and may not allow sufficiently high or low duty cycle operation. It also decreases magnetization current, which reduces the minimum load requirement under duty cycle mode control. Lower frequency operation gives better performance at the cost of larger external component size. Table 1 shows the $R_T$ values for several frequencies that match the design equation, Equation 17.

#### Table 1. Resistor Selection Guidance for Some Common Switching Frequencies

<table>
<thead>
<tr>
<th>FREQUENCY (f_{SW}) (kHz)</th>
<th>PERIOD (t_{SW}) (µs)</th>
<th>CLOSEST 1% RESISTOR (R_T) (kΩ)</th>
</tr>
</thead>
<tbody>
<tr>
<td>100</td>
<td>10.0</td>
<td>100</td>
</tr>
<tr>
<td>150</td>
<td>6.67</td>
<td>66.5</td>
</tr>
<tr>
<td>200</td>
<td>5.00</td>
<td>49.9</td>
</tr>
<tr>
<td>250</td>
<td>4.00</td>
<td>40.2</td>
</tr>
<tr>
<td>300</td>
<td>3.33</td>
<td>33.2</td>
</tr>
<tr>
<td>350</td>
<td>2.86</td>
<td>28.7</td>
</tr>
<tr>
<td>400</td>
<td>2.50</td>
<td>24.9</td>
</tr>
<tr>
<td>450</td>
<td>2.22</td>
<td>22.1</td>
</tr>
<tr>
<td>500</td>
<td>2.00</td>
<td>20.0</td>
</tr>
</tbody>
</table>

$$R_T = \frac{1000kHz}{f_{SW}} \cdot 10k = \frac{t_{SW}}{1\mu s} \cdot 10k \quad [17]$$

Minimize stray-coupling to the adjacent DFIILT and SYNC pins by keeping the traces short. An external resistor from the RT pin to GND is required—do not leave this pin open.

### Programming the Current Sense

The LT8310 features primary-side switch current sensing that protects the system from excessive load current, damps output ringing when duty mode control dominates, and sets the duty cycle when current mode control dominates. When $V_{SENSE}$ exceeds 125mV (nom), the maximum switch current threshold, the system shuts down and attempts a restart after a slow wake-up period (see Programming the Soft-Start Interval and Hiccup Period). In converter
APPLICAtIONS INFORMATION

applications operating without output voltage feedback, current sense information is fed back to the duty cycle loop to reduce output voltage ringing due to load current steps that excite the output LC tank. In supply applications, each cycle ends when the amplified SENSE voltage exceeds the VC pin control level. In all cases, during the cycle on-time, the switch sees the rippling inductor current (I_L1), scaled by the transformer turns ratio (Equation 18) plus the transformer’s primary magnetizing current, I_p. Applying V_IN across the magnetizing inductance generates a peak magnetizing current of approximately 12 * V_SET * I_L1 / N_p.

\[ I_{SWITCH} = \frac{I_{L1}}{N_p / N_s} + I_{µ, p} \]  \[18\]

Resistor RSENSE connected between the SENSE and GND pins converts the switch current to a voltage. It should be selected to provide the maximum switch current required by the application, including inductor ripple current, without exceeding the SENSE pin’s overcurrent threshold. A good rule of thumb is to allow 10% margin on the minimum overcurrent threshold of 115mV.

During steady-state operation, the average inductor current equals the load current. In applications under duty mode control, which require a minimum load, less inductor ripple means a lower minimum load current, so peak inductor current might be 10% or less above the maximum load current. Output voltage ring damping operates best with a strong average current signal, so RSENSE should be chosen as large as allowed by the SENSE pin threshold. Equation 19 provides a good value for RSENSE that accounts for the minimum SENSE threshold:

\[ R_{SENSE} \leq \frac{115mV}{1.1 \cdot I_{SWITCH(MAX)}} \]  \[19\]

In applications with output voltage feedback, current mode control is most agile with a steep slope to the ripple, so peak inductor current might be 20% or more above the average load current. Equation 20 provides a good value for RSENSE that accounts for the minimum SENSE threshold:

\[ R_{SENSE} \leq \frac{115mV}{1.4 \cdot I_{SWITCH(MAX)}} \]  \[20\]

It is always prudent to verify the peak inductor current in the application to ensure the sense resistor selection provides margin to the SENSE overcurrent limit threshold. The placement of RSENSE should be close to the source of the N-channel MOSFET and GND of the LT8310. The SENSE input to LT8310 should be a Kelvin connection to the positive terminal of RSENSE. Verify the power in the resistor to ensure that it does not exceed its rated maximum.

Programming the Soft-Start Interval and Hiccup Period

The built-in soft-start circuit significantly reduces the inrush current spike and output voltage overshoot at start-up. Please refer to Figure 6 and the Timing Diagrams section for the following discussion of soft-start behavior. The soft-start interval is programmed by a capacitor connected from the SS pin to GND. In a normal start-up, after the INTVCC voltage exceeds its rising threshold of about 5.2V, the SS pin sources 50µA (typical), which ramps the capacitor voltage. Switching commences when the 1.00V switching threshold is exceeded (EN_GATE high).

Assuming the SS pin starts fully discharged, the soft-start time, t_SS, may be programmed by choosing C_SS using Equation 21. A 100nF soft-start capacitor produces about 2ms of delay, which suits many applications.

\[ C_{SS} = 50nF \cdot \frac{t_{SS}[ms]}{1ms} \]  \[21\]

The SS pin voltage is discharged when the fault latch is set under any of the following conditions: the UVLO pin voltage falls below its threshold (SYS_UV high), the OVLO pin voltage exceeds its threshold (SYS_OV high), the die temperature exceeds 165°C (SYS_OT high), the INTVCC voltage falls below or rises above its operating range (REG_UV or REG_OV high), or the SENSE pin voltage exceeds its maximum threshold because the switch current is too large (ISW_MAX high). When the fault condition ceases and V_SS < 0.27V, the fault latch clears, which brings about restart as SS rises through the 1V threshold.

Exceeding maximum switch current sets the hiccup latch, which extends the soft-start time by reducing the pull-up current to 5µA (typical). After the fault latch is reset, the
slow wake-up time keeps the retry rate low during overcurrent conditions to reduce power dissipation. Hiccup mode ends and the hiccup latch clears when VSS exceeds 1.00V, after which the pull-up current reverts to 50µA. For practical purposes, the hiccup interval is approximately 8 times the soft-start time (Equation 22).

\[ t_{HICCUP} \approx 8 \cdot t_{SS} \]

Compensating the Duty Mode Control Loop

In applications without output voltage feedback, little to no output voltage ringing is the desired response; in current mode applications that have output voltage feedback (isolated or not), this programming ensures controlled operation if the output feedback fails.

For best results, the duty mode control loop compensation should be programmed in relation to the LC tank resonance of the output filter to best attenuate output voltage ringing due to load current steps in duty mode control applications, and to best provide the volt-second guardrail in supply converters. The duty control transconductance, nominally \( g_{m(DFILT)} = 25\mu A/V \), and the external compensation capacitance, \( C_{DFILT} \), define the duty control loop time constant, while the output inductance and capacitance, \( L1 \) and \( CL \), define the output resonance time constant.

\[ \tau_{DFILT} = \frac{C_{DFILT}}{g_{m(DFILT)}} \]  
\[ \tau_{LC} = \sqrt{L1 \cdot C_{L}} \]  

The output ringing is decently damped when the loop time constant is approximately twice the transformer ratio times the LC resonance, as in Equation 25. For more damping and a slower response, increase \( C_{DFILT} \), for less damping and a faster response, decrease \( C_{DFILT} \).

\[ C_{DFILT} = 2 \cdot \frac{N_P}{N_S} \cdot 25 \mu A/V \cdot \sqrt{L1 \cdot C_{L}} \]  

In rare applications where a very fast duty loop response is more advantageous than output voltage ring reduction (e.g., sharp input voltage steps occur more regularly than sharp load current steps), the compensation capacitor may be chosen small for faster loop speed, independent of the LC tank’s natural period.

Figure 6. Soft-Start Control Logic
**Compensating the Direct-Wired Current Mode Control Loop**

When output voltage feedback is directly wired to the FBX pin, the LT8310 uses current mode control to regulate the output. To compensate the current mode feedback loop of the LT8310, a series resistor-capacitor network is usually connected from the V<sub>C</sub> pin to GND (Figure 7).

For most applications, a capacitor (C<sub>C</sub>) in the range of 1nF to 22nF is suitable, with 4.7nF being typical. The resistor (R<sub>Z</sub>) should fall in the range of 10k to 50k, with 20k being typical. An estimate for R<sub>Z</sub> based on the output voltage, the output capacitance (C<sub>L</sub>), the compensation capacitance (C<sub>C</sub>), the sense resistor (R<sub>SENSE</sub>), the turns ratio (N<sub>P</sub>/N<sub>S</sub>), and the absolute value of the feedback reference (|V<sub>REF</sub>| = 1.6V or 0.8V) is:

\[
R_Z = \frac{R_{SENSE} \cdot 100k \cdot C_L \cdot (N_P / N_S) \cdot V_{OUT}}{C_C \cdot |V_{REF}|} \tag{26}
\]

A small capacitor is sometimes connected in parallel with the R<sub>C</sub> compensation network to attenuate the V<sub>C</sub> voltage ripple induced from the output voltage ripple through the internal error amplifier. The parallel capacitor usually ranges in value from 10pF to 100pF.

A practical approach to design the compensation network is to start with the typical C<sub>C</sub> = 4.7nF and R<sub>Z</sub> = 20k, calculate a new R<sub>Z</sub> when all the component values in Equation 26 are available, then tune the compensation network to optimize the performance. Stability should be checked across all operating conditions, including load current, input voltage and temperature.

**Minimum Load Requirements**

In standard current mode converters, the controller senses rising output voltage and activates pulse-skipping mode that reduces the power delivered to the load as the output current demand decreases, until there is no load and the main switch is turned off. With no output voltage sensing to command pulse skipping and a V<sub>IN</sub>-based control loop that operates continuously, LT8310 nonsynchronous duty mode control applications require a minimum load in steady state operation to dissipate transformer magnetization and inductor ripple currents. Failure to provide the minimum load current results in an increased steady-state output voltage, which peaks at V<sub>IN</sub>/(N<sub>P</sub>/N<sub>S</sub>) when I<sub>OUT</sub> = 0A.

In Equation 27, given an output voltage (V<sub>OUT</sub>), the minimum load current is expressed as a function of (1) the
**Applications Information**

Switching frequency ($f_{SW}$), (2) the transformer's primary magnetizing inductance ($L_\mu$) as seen on the secondary-side through the turns ratio ($N_{P}/N_{S}$), and (3) the ripple current in the inductor ($L_1$) during the off-time portion of the duty cycle ($1 - D_{MIN}$).

\[
I_{OUT(MIN)} = \frac{V_{OUT}}{2 \cdot f_{SW}} \cdot \left( \frac{(N_{P}/N_{S})^2}{L_\mu} + \frac{(1 - D_{MIN})}{L_1} \right) \quad [27]
\]

The minimum load current may be reduced in three ways, given a fixed output voltage. First, the switching frequency, $f_{SW}$, may be increased while keeping the same transformer and output inductor. Operating at higher frequency tends to decrease efficiency as switching transients account for a higher percentage of the period. Some power transfer lost to lower efficiency generally outweighs power spent on burning dummy load current if the natural load is too light. Second, the transformer magnetizing inductance may be increased by using more turns to reduce the magnetizing current. Within the same family of transformers, an 8:4 transformer will have more magnetizing inductance than a 2:1 transformer, but more turns also means more winding resistance losses. Third, the output inductor may be increased, which directly reduces the output ripple current, and thus the minimum load.

If an application's natural load is not sufficient, a dedicated load resistor that guarantees the minimum current for a given output voltage may be selected using Equation 28. Consider the power dissipation when choosing the rating and type of resistor $R_{OUT}$.

\[
R_{OUT} < 2 \cdot f_{SW} \cdot \left( \frac{L_\mu}{(N_{P}/N_{S})^2} \parallel \frac{L_1}{(1 - D_{MIN})} \right) \quad [28]
\]

**Transformer Selection**

Important parameters that guide the choice of transformer include the primary-to-secondary turns ratio, the presence or absence of auxiliary windings and their turns ratios, the power rating, the operating frequency, the magnetizing inductance, the leakage inductance, the DC winding resistances of the primary and secondary and the isolation voltage rating.

An application's input voltage range and output voltage target drive the choice of turns ratio between the primary and secondary windings (see Equation 12). DC/DC power transformer winding ratios should be specified to ±1%, a variation that directly affects the accuracy of converters without output voltage feedback, but that only influences the duty cycle range in circuits with output voltage feedback.

Some application circuits require auxiliary primary- or secondary-side rails to accommodate the supply limits of other external devices. Switching power dissipation in the LT8310 may be reduced by driving the INTVCC regulator externally from a third winding.

Rather than stipulate a maximum current and core flux limit for DC/DC converter transformers, most vendors specify a power rating, an operating frequency range and a minimum magnetizing inductance.

While flux capability (saturation) is important, most manufacturers specify a power rating.

For a lower minimum load current, choose less magnetizing current/more magnetizing inductance.
**Applications Information**

Table 2 provides some recommended transformer vendors.

<table>
<thead>
<tr>
<th>MANUFACTURER</th>
<th>WEB ADDRESS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Champs Technologies</td>
<td><a href="http://www.champs-tech.com">www.champs-tech.com</a></td>
</tr>
<tr>
<td>Coilcraft</td>
<td>wwwcoilcraft.com</td>
</tr>
<tr>
<td>Cooper-Coiltronics</td>
<td><a href="http://www.cooperet.com">www.cooperet.com</a></td>
</tr>
<tr>
<td>Pulse Electronics</td>
<td><a href="http://www.pulseelectronics.com">www.pulseelectronics.com</a></td>
</tr>
<tr>
<td>Würth-Midcom</td>
<td><a href="http://www.we-online.com">www.we-online.com</a></td>
</tr>
</tbody>
</table>

**Resonant Reset Capacitor Selection**

The reset capacitor value must be sized to allow a half period of a sine wave to complete during the shortest off-time the switch normally experiences, namely when $V_{IN}$ is lowest and the duty cycle is greatest. The LT8310’s maximum duty cycle clamp of 78% typical/82% maximum (see the Electrical Characteristics section) sets a lower bound on the off-time of 18% of the period. Minimum input voltage, turns ratio, and output voltage target determine the largest duty cycle in steady state operation, $D_{MAX}$. The resonant reset time, $t_{RST}$, must fall between the two:

$$0.18 \cdot t_{SW} < t_{RST} < (1 - D_{MAX}) \cdot t_{SW} \quad [29]$$

The maximum switch node voltage, $V_{SW(MAX)}$, occurs at the peak of the resonance when the input voltage is greatest. In practical circuits, the switch node might slew beyond $V_{IN}$ before resonating, it might initially spike, and then have a high frequency ripple, or it might not complete resonance if the available reset time is too short—all of which change the peak voltage. Estimate the maximum switch voltage with Equation 30, and increase it by at least 20% when choosing the voltage rating of the reset capacitor.

$$V_{SW(MAX)} = V_{IN(MAX)}$$

$$+V_{OUT(TARG)} \cdot \left(\frac{N_P}{N_S}\right) \cdot \frac{\pi}{2} \cdot \frac{t_{SW}}{t_{RST}} \quad [30]$$

A COG/NPO type capacitor is the best choice for the resonant reset capacitor—first, for its negligible microphonic action that would otherwise cause electronic or audio interference, and second, for its excellent voltage linearity and flatness over temperature, which makes for consistent timing across operating conditions and less margining of other components and specifications.

An initial design value for the resonant reset capacitor requires estimates of the transformer’s magnetizing inductance ($L_{µ}$) and MOSFET output capacitance ($C_{OSS}$), in addition to the reset time target (Equation 31).

$$C_{RST} = \left(\frac{t_{RST}}{\pi}\right)^2 \cdot \frac{1}{L_{µ}} - C_{OSS} \quad [31]$$

Board layout, transformer windings, and the forward diodes also contribute to the total switch node capacitances, and may be subtracted from the resonant capacitor value as required. Keep the resonant reset capacitor close to the MOSFET’s drain at one terminal and well grounded with a short trace at the other terminal. Prototyping to characterize the actual reset behavior is highly recommended.

In step-up applications (where $N_P/N_S < 1$), splitting the capacitance between the primary-side switch node and the secondary-side forward node may help reduce switch node ringing. The secondary-side capacitor value reflects to the primary-side by a factor of $(N_S/N_P)^2$.

**Primary Switch MOSFET Selection**

Important parameters for the primary N-channel MOSFET switch include the maximum drain-source voltage rating ($V_{DS}$), the gate-source threshold voltage ($V_{GS}$), the on-resistance ($R_{DS(ON)}$), the gate charge ($Q_G$), the maximum drain current ($I_D$), and the thermal resistances ($\theta_{JC}$ and $\theta_{JA}$).

The drain-source breakdown voltage ($BVDSS$ or $V_{DS(MAX)}$) is the key to MOSFET selection because the primary switch experiences a maximum voltage significantly above the input (see Figure 3), which was estimated in Equation 30. Many available power MOSFETs are avalanche-rated, and will easily withstand occasional overvoltage, but regular avalanching is inefficient, and can be destructive depending on energy, frequency, and temperature. Derating the result of Equation 30 by at least 20% and prototyping the circuit are recommended design procedures.

An internal current limit on the INTVCC output protects the LT8310 from excessive on-chip power dissipation. The minimum value of this current should be considered when choosing the main N-channel MOSFET and the operating frequency. Selection of a lower $Q_G$ MOSFET allows higher
APPLICATIONS INFORMATION

switching frequencies, which leads to smaller magnetics. The required switching current, I\textsubscript{GATE}, can be calculated using Equation 32, see the Thermal Considerations section for further details.

\[
I_{\text{GATE}} = Q_G \times f_{\text{SW}} \tag{[32]}
\]

The power dissipated in the primary MOSFET in a forward converter is described by Equation 33. The first term represents the conduction loss in the device, and the second term represents the switching loss. C\textsubscript{RSS} is the reverse-transfer capacitance, which is usually specified in the MOSFET characteristics. For maximum efficiency, R\textsubscript{DS(ON)} and C\textsubscript{RSS} should be minimized.

\[
P_{\text{SW}} = I_{\text{L(MAX)}}^2 \times R_{\text{DS(ON)}} \times D\text{MAX} + 2 \times V_{\text{IN}}^2 \times C_{\text{RSS}} \times f_{\text{SW}} \times \frac{I_{\text{L(MAX)}}}{1A} \tag{[33]}
\]

From the known power dissipated in the main MOSFET, its junction temperature can be obtained using Equation 34. T\textsubscript{J} must not exceed the MOSFET maximum junction temperature rating. It is recommended to measure the MOSFET temperature in steady state to ensure that absolute maximum ratings are not exceeded.

\[
T_J = T_A + P_{\text{SW}} \times \theta_{\text{JA}} = T_A + P_{\text{SW}} \times (\theta_{\text{JC}} + \theta_{\text{CA}}) \tag{[34]}
\]

Input Capacitor Selection

The input capacitor supplies the transient input current through to the transformer and main switch, so it must be sized according to transient current requirements. Forward converters experience discontinuous input currents on par with the load current divided by the transformer turns ratio. The switching frequency, output current, and tolerable input voltage ripple are key inputs to estimating the capacitor value required to limit input voltage ripple to a specified level. An X7R type ceramic capacitor is usually the best choice since it has the least variation with temperature and DC bias. Low ESR and ESL at the switching frequency are necessary to avoid excess spiking of the input voltage.

To achieve RMS input ripple of V\textsubscript{IN(RIPPLE)}, the input capacitor for a forward converter can be estimated using Equation 35. For example, 15µF is an appropriate selection for 100mV RMS ripple on a 350kHz converter with 2A maximum load current and a transformer turns ratio of N\textsubscript{P}/N\textsubscript{S} = 2.

\[
C_{\text{IN}} = \frac{0.5 \times I_{\text{L(MAX)}}}{f_{\text{SW}} \times V_{\text{IN(RIPPLE)}} \times (N_P / N_S)} \tag{[35]}
\]

Table 3 provides some recommended ceramic capacitor vendors.

<table>
<thead>
<tr>
<th>MANUFACTURER</th>
<th>WEB ADDRESS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Kemet</td>
<td><a href="http://www.kemet.com">www.kemet.com</a></td>
</tr>
<tr>
<td>Murata</td>
<td><a href="http://www.murata.com">www.murata.com</a></td>
</tr>
<tr>
<td>Taiyo Yuden</td>
<td><a href="http://www.t-yuden.com">www.t-yuden.com</a></td>
</tr>
<tr>
<td>TDK</td>
<td><a href="http://www.tdk.com">www.tdk.com</a></td>
</tr>
</tbody>
</table>

Inductor Selection

The inductor used with the LT8310 should have a saturation current rating appropriate to the maximum load current, and thus appropriate to the switch current rating and R\textsubscript{SENSE} resistor. For applications with no output voltage feedback, choose an inductor value that keeps ripple current low in support of the minimum load current target, I\textsubscript{L(MIN)}. If the contribution of the output inductor equals that of the reflected transformer magnetizing inductance (L\textsubscript{µ}), a first cut for the inductor value based on operating frequency, output voltage, and minimum duty cycle is:

\[
L_1 = \frac{V_{\text{OUT}} \times (1 \times D_{\text{MIN}})}{f_{\text{SW}} \times I_{\text{L(MIN)}}} \tag{[36]}
\]

Once both the transformer and inductor are chosen, the minimum load current estimate in Equation 27 should be re-evaluated, and the component selections modified if necessary.
APPLICATIONS INFORMATION

For applications where current mode control dominates, choose an inductor value that provides a current mode ramp on SENSE during the switch on-time of approximately 20mV magnitude based on operating frequency, output voltage, minimum duty cycle and transformer turns ratio. The following equation is useful to estimate the inductor value for continuous conduction mode operation:

\[ L_1 = \frac{V_{OUT} \cdot (1-D_{MIN}) \cdot R_{SENSE}}{f_{SW} \cdot (N_p / N_s) \cdot 20mV} \]  \[37\]

Table 4 provides some recommended inductor vendors.

### Table 4. Recommended Inductor Manufacturers

<table>
<thead>
<tr>
<th>MANUFACTURER</th>
<th>WEB ADDRESS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Champs Technologies</td>
<td><a href="http://www.champs-tech.com">www.champs-tech.com</a></td>
</tr>
<tr>
<td>Coilcraft</td>
<td><a href="http://www.coilcraft.com">www.coilcraft.com</a></td>
</tr>
<tr>
<td>Cooper-Coiltronics</td>
<td><a href="http://www.cooperet.com">www.cooperet.com</a></td>
</tr>
<tr>
<td>Vishay</td>
<td><a href="http://www.vishay.com">www.vishay.com</a></td>
</tr>
<tr>
<td>Würth-Midcom</td>
<td><a href="http://www.we-online.com">www.we-online.com</a></td>
</tr>
</tbody>
</table>

**Secondary-Side Switch Selection**

A nonsynchronous application, with or without output voltage feedback, requires only Schottky diode switches in the secondary. The forward diode conducts the full (increasing) inductor current when the primary switch is closed, and the reflected magnetization current (much smaller) after resonant reset completes. The catch diode conducts the full (decreasing) inductor current when the main switch turns off, which is reduced by the magnetization current after resonant reset completes (see Figure 3).

Three-pin dual-packaged diodes may be used to save board space because the diodes share a node, but the switches see different reverse voltages, which may favor different parts in higher current applications. The forward diode must withstand in reverse the full primary switch node resonance voltage divided by the primary-to-secondary turns ratio (Np/NS); see Equation 30 for an estimate of the resonant maximum. The catch diode must withstand the maximum input voltage divided by the turns ratio in reverse. However in step-up applications, the catch node may ring, which would require a higher rating for the switch, or a snubber to limit the peak voltage. When choosing diode breakdown ratings consider the likelihood of abnormal operating conditions. For example: incomplete resonant reset increasing the switch node voltage and reverse stress on the forward diode, or sub minimum load current resulting in increased output voltage and reverse stress on the catch diode.

As in any converter, the voltage drop across the switches reduces efficiency, which is reason enough to use low threshold Schottky diodes with low series resistance. In duty mode control dominated applications, the actual output voltage is reduced from the target voltage by the diode drop. The nominal forward voltage drop at a fixed load can be planned into the target voltage if desired (see the section, Programming the Duty Loop Output Voltage Target. Both the forward and catch diodes must be rated for the maximum inductor current, have suitable power dissipation ratings, and be fast enough relative to the switching frequency to achieve crisp turn-on and turn-off edges.

Table 5 provides some recommended diode vendors.

### Table 5. Recommended Diode Manufacturers.

<table>
<thead>
<tr>
<th>MANUFACTURER</th>
<th>WEB ADDRESS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Central Semiconductor</td>
<td><a href="http://www.centralsemi.com">www.centralsemi.com</a></td>
</tr>
<tr>
<td>Diodes, Inc.</td>
<td><a href="http://www.diodes.com">www.diodes.com</a></td>
</tr>
<tr>
<td>ON Semiconductor</td>
<td><a href="http://www.onsemi.com">www.onsemi.com</a></td>
</tr>
<tr>
<td>Vishay</td>
<td><a href="http://www.vishay.com">www.vishay.com</a></td>
</tr>
</tbody>
</table>

Synchronous applications with MOSFET switches in the secondary have the same stresses and requirements as diodes, but the advantage of smaller forward voltage drops. The LT8310 provides the non-overlapping SOUT signal that is the inverse of the GATE drive for synchronizing switch drivers such as the LT8311 or LTC3900 to avoid cross-conduction, see their data sheets for details.

Synchronous switches will experience body diode conduction at start-up, shutdown, and during small delays each switching period. Consider body diode current and reverse recovery time when selecting MOSFET switches.
**APPLICATIONS INFORMATION**

**Output Capacitor Selection**

The inductor in the output stage of a forward converter ensures continuous load current, hence for constant or slowly varying loads, the output capacitance has a relatively easy task of filtering inductor ripple current. Fast load steps withdraw or deposit capacitor charge that changes the output voltage until inductor current reacts to restore it and meet the new load demand.

In current mode control applications, tight coupling between the voltage and current feedback loops and the compensation zero at the VC pin make for excellent load regulation. The recommended output capacitors for these circuits are a 220µF electrolytic in parallel with a small X7R type ceramic capacitor with low equivalent series resistance (ESR).

In duty mode control applications, no load voltage feedback is present, so the peak transient output excursion \(\Delta V_{OUT(PK)}\) goes as the product of the L-C filter output impedance \(\sqrt{L_1/C_L}\), and the magnitude of the load current step \(\Delta I_{L(MAX)}\). Assuming \(L_1\) is fixed by other considerations, maximize the load capacitance to minimize the transient peak, as shown in Equation 38. The ESR specification of the capacitor should be chosen to satisfy Equation 39, to minimize its effect.

Arrange multiple X7R type ceramic capacitors in parallel to achieve very low ESR and the desired amount of capacitance with good temperature and bias stability. Substituting a high valued electrolytic with high ESR in parallel with a small X7R capacitor does not provide the same performance, and should be avoided.

\[
C_L \geq \left( \frac{\Delta I_{L(MAX)}}{\Delta V_{OUT(PK)}} \right)^2 \cdot L_1
\]

\[\text{ESR}^2 \ll \frac{L_1}{C_L}\]  

In steady-state, output voltage ripple arises from inductor ripple current that charges and discharges the output capacitor, and from the voltage drop across its ESR. Equation 40 provides an estimate of the output ripple in relation to the nominal output voltage.

\[
V_{OUT(RIPPLE)} = \left( \frac{1}{L_1 \cdot C_L \cdot f_{SW}^2} + \frac{\text{ESR}}{L_1 \cdot f_{SW}} \right) \cdot V_{OUT(NOM)} \tag{40}
\]

**Programming the Output Voltage in Direct-Wired Feedback Applications**

For nonisolated applications, direct-wired feedback from the load to the FBX pin configures the LT8310 as a traditional peak current mode controlled forward converter. The FBX pin features dual references (1.6V and –0.8V) that support DC/DC conversion or DC/DC inversion automatically. Proper selection of the transformer turns ratio also makes large conversion/inversion ratios (step-down or step-up) possible without relying on extremely low or high duty cycles, which improves efficiency. In wired applications, the output voltage \(V_{OUT}\) is set by a resistor divider, as shown in Figure 8.

![Figure 8. Wired Feedback for Nonisolated Supply Applications](image)
Equations 41 and 42 provide suitable resistor ratios for positive and negative output converters:

\[
\frac{R_6}{R_5} = \frac{V_{\text{OUT(POS)}}}{1.6V} - 1 \quad [41]
\]

\[
\frac{R_6}{R_5} = \frac{V_{\text{OUT(NEG)}}}{-0.8V} - 1 \quad [42]
\]

In this configuration, compensate the LT8310 directly at the VC pin using the guidelines in the Compensating the Direct-Wired Current Mode Control Loop section. Also, the duty loop must still be programmed and compensated so the volt-second clamp can protect the transformer. Select the RSET resistor to program a target VOUT greater than the feedback resistors do to give the volt-second clamp operating headroom; see the Programming the Duty Cycle Loop Output Voltage Target section. Select the DFILT pin capacitor as described in the Compensating the Duty Mode Control Loop section.

### Programming the Output Voltage in Opto-Isolated Feedback Applications

Application circuits requiring both isolation and excellent line regulation can use the LT8310 with opto-isolated feedback. The opto-coupler must be paired with an opto-coupler driver device, e.g., the LT8311 or the LT4430, which usually governs the output voltage programming. In Figure 9, a resistive voltage divider, R5 and R6, feeds the FB pin of the LT8311. In general, the output voltage programming in terms of the resistor ratio and opto driver reference level, VREF(OPTO), is then:

\[
\left(\frac{R_6}{R_5}\right) = \frac{V_{\text{OUT}}}{V_{\text{REF(OPTO)}}} - 1 \quad [43]
\]
APPLICATIONS INFORMATION

Thermal Considerations

The LT8310 is rated to a maximum input voltage of 100V. Careful attention must be paid to the internal power dissipation of the IC at higher input voltages to ensure that a junction temperature of 125°C (150°C for H-grade) is not exceeded. This junction limit is especially important when operating at high ambient temperatures. At a junction temperature of 165°C, the thermal limiter shuts down the system, which pulls the GATE pin to GND, pulls the SOUT pin to INTVCC, and discharges the soft-start (SS) pin to GND. Switching can resume after the device temperature falls by 10°C. This function is intended to protect the device during momentary thermal overload.

In many applications, the majority of the power dissipation in the IC comes from the supply current needed to drive the gate capacitance of the external power MOSFET(s). For the main switch driven by the GATE pin, and a switch (if present) on the SOUT pin, the gate-drive current can be calculated for each as in Equation 7.

A low QG power MOSFET should always be used when operating at high input voltages and the switching frequency should also be chosen carefully to ensure that the IC does not exceed a safe junction temperature. The internal junction temperature of the IC can be estimated by:

\[ T_J = T_A + V_{IN} \cdot \left( I_Q + I_{DRIVE\ (TOT)} \right) \cdot \theta_{JA} \]  

where \( T_A \) is the ambient temperature, \( I_Q \) is the quiescent current of the part (maximum 4mA), and \( \theta_{JA} \) is the package's junction-to-ambient thermal impedance (38°C/W).

For example, an application having \( T_{A\ (MAX)} = 85°C \), \( V_{IN\ (MAX)} = 80V \), \( f_{SW} = 200kHz \), and having a MOSFET with \( Q_G = 30nC \), the maximum IC junction temperature will be approximately:

\[ T_J = 85°C + 80V \cdot (4mA + 30nC \cdot 200kHz) \cdot 38°C/W \approx 115°C \]

The exposed pad on the bottom of the package must be soldered to a ground plane. This ground should then be connected to an internal copper ground plane with thermal vias placed directly under the package to spread out the heat dissipated by the IC.

The LT8310’s internal power dissipation can be reduced by supplying the GATE and SOUT pins (and some internal circuits) from an external source, such as a regulated auxiliary transformer winding. The INTVCC pin may be overdriven as long as \( 10.5V < V_{INTVCC\ (MAX)} < V_{IN\ (MIN)} \), which avoids back-driving the \( V_{IN} \) pin. The practical upper limit of INTVCC overdrive is 17.4V (typ) where the regulator’s overvoltage threshold shuts down switching.

PCB Layout / Thermal Guidelines

For proper operation, PCB layout must be given special attention. Critical programming signals must be able to coexist with high dv/dt signals. Compact layout can be achieved but not at the cost of poor thermal management. The following guidelines should be followed to approach optimal performance.

1. Ensure that a local bypass capacitor is used (and placed as close as possible) between \( V_{IN} \) and GND for the controller IC(s).

2. The critical programming resistor for timing, \( R_T \), must use short traces to both the RT pin and the GND pin (exposed pad). Keep traces to the RT pin and the DFILT pin separated.

3. The critical programming resistor for duty cycle, \( R_{SET} \), must use short traces to both the RDVIN pin and the INTVCC pin.

4. The current sense resistor for the forward converter must use short Kelvin connections to the SENSE pin and GND pin (exposed pad).
**APPLICATIONS INFORMATION**

5. High dv/dt lines should be kept away from both critical programming resistors ($R_T$, $R_{SET}$), the current sense inputs, the VC pin, the UVLO and OVLO pins, and the FBX feedback traces.

6. Gate driver (GATE) and synchronization (SOUT) traces should be kept as short as possible.

7. When working with high power components, multiple parallel components are the best method for spreading out power dissipation and minimizing temperature rise. In particular, multiple copper layers connected by vias should be used to sink heat away from each power MOSFET and power diode.

8. Keep high switching current paths away from signal grounding. Also minimize trace lengths for those high current switching paths to minimize parasitic inductance.

9. For synchronous applications, ensure that the pulse transformer (from LT8310’s SOUT pin to the SYNC pin of the secondary-side controller) is properly damped and not effected by high dv/dt traces. This will prevent false triggering of the synchronous FETs, avoiding cross-conduction and repeated soft-start retry (hiccup mode) behavior.
78 Watt Isolated Nonsynchronous Forward Converter

- **VIN** (V): 36V TO 72V
- **VOUT** (V): 12V
- **IOUT** (A): 0.6A TO 6.5A

**Components:**
- **C1**: 2.2µF 100V
- **C2**: 0.1µF 100V
- **L1**: 47µH
- **D1**: VISHAY VB30120S
- **D2**: VISHAY VBT3080S
- **M1**: INFINEON IPD60N25N3
- **C3**: 100V
- **L2**: 2.1
- **C4**: 22µF 35V
- **C5**: 33µF 35V TANT
- **C6**: 1µF 35V
- **D1**: VISHAY VBT3080S
- **L1**: WÜRTH WE7443584700
- **M1**: INFINEON IPD60N25N3
- **C3**: 2.2µF 250V NP0
- **RSENSE**: 0.025Ω
- **VIN**: 86.6k
- **VOUT**: 1.74k
- **VIN**: 1.43k
- **L1**: 49.9k
- **C3**: 2.2µF 100V
- **C4**: 22µF 35V
- **C5**: 33µF 35V TANT
- **C6**: 1µF 35V
- **D1**: VISHAY VB30120S
- **D2**: VISHAY VBT3080S
- **L1**: WÜRTH WE7443584700
- **M1**: INFINEON IPD60N25N3
- **C3**: 2.2µF 250V NP0
- **RSENSE**: 0.025Ω

**Output Voltage Line Regulation**

**Efficiency vs Load Current**

For more information www.linear.com/LT8310
78 Watt Isolated Synchronous Forward Converter

Output Voltage Line Regulation

Efficiency vs Load Current

For more information www.linear.com/LT8310
TYPICAL APPLICATIONS

78 Watt Isolated Nonsynchronous Forward Converter with Opto Feedback

Output Voltage Line Regulation

Efficiency vs Load Current
LT8310

TYPICAL APPLICATIONS

Wide \( V_{\text{IN}} \), 60 Watt Isolated 8V Rail for Low Voltage Regulators

![Circuit Diagram]

**Output Voltage Line Regulation**

<table>
<thead>
<tr>
<th>( V_{\text{IN}} ) (V)</th>
<th>6.0</th>
<th>6.5</th>
<th>7.0</th>
<th>7.5</th>
<th>8.0</th>
<th>8.5</th>
<th>9.0</th>
</tr>
</thead>
<tbody>
<tr>
<td>( I_{\text{OUT}} ) (V)</td>
<td>0.0</td>
<td>1.0</td>
<td>2.0</td>
<td>3.0</td>
<td>4.0</td>
<td>5.0</td>
<td>6.0</td>
</tr>
</tbody>
</table>

**Efficiency vs Load Current**

<table>
<thead>
<tr>
<th>( V_{\text{IN}} ) (V)</th>
<th>72.0</th>
<th>76.0</th>
<th>80.0</th>
<th>84.0</th>
<th>88.0</th>
<th>92.0</th>
<th>96.0</th>
</tr>
</thead>
<tbody>
<tr>
<td>( I_{\text{OUT}} ) (A)</td>
<td>0.0</td>
<td>1.0</td>
<td>2.0</td>
<td>3.0</td>
<td>4.0</td>
<td>5.0</td>
<td>6.0</td>
</tr>
</tbody>
</table>

NOTE 1: IN GENERAL, TWO STACKED 5V TO 6V ZENERS WILL HAVE LESS THERMAL VARIATION THAN A SINGLE 10V TO 12V ZENER

NOTE 2: FOR EXAMPLE, USE THREE (3) PARALLELED 10k, 1W RESISTORS

For more information [www.linear.com/LT8310](http://www.linear.com/LT8310)
PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

FE Package
Variation: FE20(16)
20-Lead Plastic TSSOP (4.4mm)
(Reference LTC DWG # 05-08-1924 Rev Ø)
Exposed Pad Variation CB

NOTE:
1. CONTROLLING DIMENSION: MILLIMETERS
2. DIMENSIONS ARE IN MILLIMETERS (INCHES)
3. DRAWING NOT TO SCALE
4. RECOMMENDED MINIMUM PCB METAL SIZE FOR EXPOSED PAD ATTACHMENT
   *DIMENSIONS DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.150mm (.006") PER SIDE
## Typical Application

94% Efficient, 150W Isolated Synchronous Forward Converter

### Related Parts

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>LT3752/LT3752-1</td>
<td>Active Clamp Synchronous Forward Controllers with Internal Housekeeping Controller</td>
<td>Input Voltage Range: LT3752: 6.5V to 100V, LT3752-1: Limited Only by External Components</td>
</tr>
<tr>
<td>LT3753</td>
<td>Active Clamp Synchronous Synchronous Forward Controller</td>
<td>Input Voltage Range: 8.5V to 100V</td>
</tr>
<tr>
<td>LT8311</td>
<td>Preactive Secondary-Side Synchronous Forward Controller Optimized for Use with Primary-Side LT3752/-1, LT3753 and LT8310 Controllers</td>
<td></td>
</tr>
<tr>
<td>LTC3765/LTC3766</td>
<td>Synchronous No-Opto Forward Controller Chip Set with Active Clamp Reset</td>
<td>Direct Flux Limit™, Supports Self-Starting Secondary Forward Control</td>
</tr>
<tr>
<td>LTC3723-1/LTC3723-2</td>
<td>Synchronous Push-Pull and Full-Bridge Controllers</td>
<td>High Efficiency with On-Chip MOSFET Drivers, Adjustable Synchronous Rectification Timing</td>
</tr>
<tr>
<td>LTC3721-1/LTC3721-2</td>
<td>Nonsynchronous Push-Pull and Full-Bridge Controllers</td>
<td>Minimizes External Components, On-Chip MOSFET Drivers</td>
</tr>
<tr>
<td>LTC3722/LTC3722-2</td>
<td>Synchronous Full-Bridge Controllers</td>
<td>Adaptive or Manual Delay Control for Zero Voltage Switching, Adjustable Synchronous Rectification Timing</td>
</tr>
<tr>
<td>LT3748</td>
<td>100V Isolated Flyback Controller</td>
<td>5V ≤ VIN ≤ 100V, No-Opto Flyback, MSOP-16 with High Voltage Spacing</td>
</tr>
<tr>
<td>LT3798</td>
<td>Off-Line Isolated No-Opto Flyback Controller with Active PFC</td>
<td>VIN and VOUT Limited Only by External Components</td>
</tr>
<tr>
<td>LTC3900</td>
<td>Synchronous Rectifier N-Channel MOSFET Driver for Forward Converters</td>
<td>Programmable Timeout and Reverse-Inductor Protection, Transformer Synchronization, SSOP-16</td>
</tr>
<tr>
<td>LT4430</td>
<td>Secondary-Side Optocoupler Driver with Reference Voltage</td>
<td>Overshoot Control Prevents Output Overshoot During Start-up and Short-Circuit Recovery</td>
</tr>
</tbody>
</table>