**FEATURES**

- N-Channel Synchronous Rectifier MOSFET Driver
- Programmable Timeout Protection
- Reverse Inductor Current Protection
- Pulse Transformer Synchronization
- Wide $V_{CC}$ Supply Range: 4.5V to 11V
- 15ns Rise/Fall Times at $V_{CC} = 5V$, $C_L = 4700\text{pF}$
- Undervoltage Lockout
- Small SO-8 Package

**APPLICATIONS**

- 48V Input Isolated DC/DC Converters
- Isolated Telecom Power Supplies
- High Voltage Distributed Power Step-Down Converters
- Industrial Control System Power Supplies
- Automotive and Heavy Equipment

**DESCRIPTION**

The LTC®3900 is a secondary-side synchronous rectifier driver designed to be used in isolated forward converter power supplies. The chip drives N-channel rectifier MOSFETs and accepts pulse synchronization from the primary-side controller via a pulse transformer.

The LTC3900 incorporates a full range of protection for the external MOSFETs. A programmable timeout function is included that disables both drivers when the synchronization signal is missing or incorrect. Additionally, the chip senses the output inductor current through the drain-source resistance of the catch MOSFET, shutting off the MOSFET if the inductor current reverses. The LTC3900 also shuts off the drivers if the supply voltage is too low.

Figure 1. Simplified Isolated Synchronous Forward Converter

Efficiency

**Typical Application**

- $V_{IN} = 36V$ to $72V$
- $V_{OUT} = 3.3V$, $40A$
- $V_{IN} = 48V$
- $V_{IN} = 72V$

**Notes:** LT, LTC, LT, Linear Technology, Burst Mode and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.
### LTC3900

#### Absolute Maximum Ratings

(1) Supplied with the specifications which apply over the specified operating junction temperature range, otherwise specifications are at TA = 25°C. $V_{CC} = 5V$ unless otherwise specified. (Notes 2, 3)

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{CC}$</td>
<td>Supply Voltage Range</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$V_{UVLO}$</td>
<td>$V_{CC}$ Undervoltage Lockout Threshold</td>
<td>Rising Edge</td>
<td>4.5</td>
<td></td>
<td>11</td>
<td></td>
</tr>
<tr>
<td>$V_{UVLO}$</td>
<td>$V_{CC}$ Undervoltage Lockout Hysteresis</td>
<td>Rising Edge to Falling Edge</td>
<td>4.1</td>
<td>0.5</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$I_{VCC}$</td>
<td>$V_{CC}$ Supply Current</td>
<td>$V_{SYNC} = 0V$, $C_{FG} = C_{CG} = 4700pF$ (Note 4)</td>
<td>0.5</td>
<td>7</td>
<td>15</td>
<td>mA</td>
</tr>
<tr>
<td>$V_{TMR}$</td>
<td>Timer Threshold Voltage</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$I_{TMR}$</td>
<td>Timer Input Current</td>
<td>$V_{TMR} = 0V$</td>
<td></td>
<td></td>
<td></td>
<td>μA</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>$T_{JMAX}$</td>
<td>Junction Temperature Max</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>°C</td>
</tr>
<tr>
<td>$θ_{JA}$</td>
<td>Junction-to-Ambient Thermal Resistance</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>°C/W</td>
</tr>
</tbody>
</table>

#### Pin Configuration

#### Order Information

#### Electrical Characteristics

The ● denotes the specifications which apply over the specified operating junction temperature range, otherwise specifications are at $T_A = 25°C$. $V_{CC} = 5V$ unless otherwise specified. (Notes 2, 3)
### Electrical Characteristics

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>tTMRDIS</td>
<td>Timer Discharge Time</td>
<td>CTMR = 1000pF, RTMR = 4.7k</td>
<td>40</td>
<td>120</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>VTMRMAX</td>
<td>Timer Pin Clamp Voltage</td>
<td>CTMR = 1000pF, RTMR = 4.7k</td>
<td>2.5</td>
<td></td>
<td></td>
<td>V</td>
</tr>
</tbody>
</table>

**Current Sense**

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>ICS+</td>
<td>CS+ Input Current</td>
<td>VCS+ = 0V</td>
<td>±1</td>
<td></td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td>ICS−</td>
<td>CS− Input Current</td>
<td>VCS− = 0V</td>
<td>±1</td>
<td></td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td>VCSMAX</td>
<td>CS+ Pin Clamp Voltage</td>
<td>IIN = 5mA, VSYNC = −5V</td>
<td>7.5</td>
<td>10.5</td>
<td>13.5</td>
<td>mV</td>
</tr>
<tr>
<td>VCS</td>
<td>Current Sense Threshold Voltage</td>
<td>VCS− = 0V, LTC3900E/LTC3900I (Note 5)</td>
<td>3</td>
<td>10.5</td>
<td>13.5</td>
<td>mV</td>
</tr>
<tr>
<td></td>
<td></td>
<td>LTC3900H/LTC3900MP (Note 5)</td>
<td>1</td>
<td>20</td>
<td></td>
<td>mV</td>
</tr>
</tbody>
</table>

**SYNC Input**

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>ISYNC</td>
<td>SYNC InputCurrent</td>
<td>VSYNC = ±10V</td>
<td>±1</td>
<td>±10</td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td>VSYNCP</td>
<td>SYNC Input Positive Threshold</td>
<td>SYNC Positive Input Hysteresis (Note 6)</td>
<td>1.0</td>
<td>1.4</td>
<td>1.8</td>
<td>V</td>
</tr>
<tr>
<td>VSYNCN</td>
<td>SYNC Input Negative Threshold</td>
<td>SYNC Negative Input Hysteresis (Note 6)</td>
<td>−1.8</td>
<td>−1.4</td>
<td>−1.0</td>
<td>V</td>
</tr>
</tbody>
</table>

**Driver Output**

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>RONH</td>
<td>Driver Pull-Up Resistance</td>
<td>IOUT = −100mA, LTC3900E/LTC3900I</td>
<td>0.9</td>
<td>1.2</td>
<td>1.6</td>
<td>Ω</td>
</tr>
<tr>
<td></td>
<td></td>
<td>LTC3900H/LTC3900MP</td>
<td></td>
<td></td>
<td>2.0</td>
<td>Ω</td>
</tr>
<tr>
<td>RONL</td>
<td>Driver Pull-Down Resistance</td>
<td>IOUT = 100mA, LTC3900E/LTC3900I</td>
<td>0.9</td>
<td>1.2</td>
<td>1.6</td>
<td>Ω</td>
</tr>
<tr>
<td></td>
<td></td>
<td>LTC3900H/LTC3900MP</td>
<td></td>
<td></td>
<td>2.0</td>
<td>Ω</td>
</tr>
<tr>
<td>IPK</td>
<td>Driver Peak Output Current</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A</td>
</tr>
</tbody>
</table>

**Switching Characteristics (Note 7)**

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>td</td>
<td>SYNC Input to Driver Output Delay</td>
<td>CFG = CCG = 4700pF, VSYNC = ±5V</td>
<td>60</td>
<td>120</td>
<td>150</td>
<td>ns</td>
</tr>
<tr>
<td>tSYNC</td>
<td>Minimum SYNC Pulse Width</td>
<td>VSYNC = ±5V</td>
<td>75</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tr, tf</td>
<td>Driver Rise/Fall Time</td>
<td>CFG = CCG = 4700pF, VSYNC = ±5V</td>
<td>15</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
</tbody>
</table>

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** The LTC3900 is tested under pulsed load conditions such that \( T_J \approx T_A \). The LTC3900E is guaranteed to meet performance specifications from 0°C to 85°C operating junction temperature. Specifications over the −40°C to 125°C operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LTC3900I is guaranteed over the −40°C to 125°C operating junction temperature range. The LTC3900H is guaranteed over the full −40°C to 150°C operating junction temperature range. The LTC3900MP is guaranteed and tested over the full −55°C to 150°C operating junction temperature range. High junction temperatures degrade operating lifetimes; operating lifetime is derated for junction temperatures greater than 125°C. Note that the maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal impedance and other environmental factors. The junction temperature \( T_J \) is calculated from the ambient temperature \( T_A \) in °C and power dissipation \( P_D \) in watts according to the formula:

\[
T_J = T_A + (P_D \cdot \theta_{JA})
\]

where \( \theta_{JA} \) (in °C/W) is the package thermal impedance.

**Note 3:** All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified.

**Note 4:** Supply current in normal operation is dominated by the current needed to charge and discharge the external MOSFET gates. This current will vary with supply voltage, switching frequency and the external MOSFETs used.

**Note 5:** The current sense comparator threshold has a 0.33%/°C temperature coefficient (TC) to match the TC of the external MOSFET RDS(ON).

**Note 6:** Guaranteed by design, not subject to test.

**Note 7:** Rise and fall times are measured using 10% and 90% levels. Delay times are measured from ±1.4V at SYNC input to 20%/80% levels at the driver output.
**PIN FUNCTIONS**

**CS⁺, CS⁻ (Pin 1, 2):** Current Sense Differential Input. Connect CS⁺ through a series resistor to the drain of the external catch MOSFET, Q4. Connect CS⁻ to the source. The LTC3900 monitors the CS inputs 250ns after CG goes high. If the inductor current reverses and flows into the MOSFET causing CS⁺ to rise above CS⁻ by more than 10.5mV, the LTC3900 pulls CG low. See the Current Sense section for more details on choosing the resistance value for RCS1 to RCS3.

**CG (Pin 3):** Catch MOSFET Gate Driver. This pin drives the gate of the external N-channel catch MOSFET, Q4.

**VCC (Pin 4):** Main Supply Input. This pin powers the drivers and the rest of the internal circuitry. Bypass this pin to GND using a 4.7µF ceramic capacitor in close proximity to the LTC3900.

**FG (Pin 5):** Forward MOSFET Gate Driver. This pin drives the gate of the external N-channel forward MOSFET, Q3.

**GND (Pin 6):** The VCC bypass capacitor should be connected directly to this GND pin.

**TIMER (Pin 7):** Timer Input. Connect this pin to an external R-C network to program the timeout period. The LTC3900 resets the timer at every negative transition of the SYNC input. If the SYNC signal is missing or incorrect, the LTC3900 pulls both CG and FG low once the TIMER pin goes above the timeout threshold. See the Timer section for more details on programming the timeout period.

**SYNC (Pin 8):** Driver Synchronization Input. This input is signal edge sensitive. A negative voltage slew at SYNC forces FG to pull high and CG to pull low. A positive voltage slew at SYNC forces FG to pull low and CG to pull high. The SYNC input can accept both pulse or square wave signals.

**BLOCK DIAGRAM**

![Block Diagram](image)
Overview

In a typical forward converter topology, a power transformer is used to provide the functions of input/output isolation and voltage step-down to achieve the required low output voltage. Schottky diodes are often used on the secondary-side to provide rectification. Schottky diodes, though easy to use, result in a loss of efficiency due to relatively high voltage drops. To improve efficiency, synchronous output rectifiers utilizing N-channel MOSFETs can be used instead of Schottky diodes. The LTC3900 provides all of the necessary functions required to drive the synchronous rectifier MOSFETs.

Figure 1 shows a simplified forward converter application. T1 is the power transformer; Q1 is the primary-side power transistor driven by the primary controller, LT1952 output (OUT). The pulse transformer T2 provides synchronization and is driven by LT1952 synchronization signal, SOUT or SG from the primary controller. Q3 and Q4 are secondary-side synchronous switches driven by the LTC3900’s FG and CG output. Inductor L0 and capacitor COUT form the output filter to provide a steady DC output voltage for the load. Also shown in Figure 1 is the feedback path from VOUT through the optocoupler driver LT4430 and an optocoupler, back to the primary controller to regulate VOUT.

Each full cycle of the forward converter operation consists of two periods. In the first period, Q1 turns on and the primary-side delivers power to the load through T1. SG goes high and T2 generates a negative pulse at the LTC3900 SYNC input. The LTC3900 forces FG to turn on and CG to turn off, Q3 conducts. Current flows to the load through Q3, T1 and L0. In the next period, Q1 turns off, SG goes low and T2 generates a positive pulse at the LTC3900 SYNC input. The LTC3900 forces FG to turn off and CG to turn on, Q4 conducts. Current continues to flow to the load through Q4 and L0. Figure 2 shows the LTC3900 synchronization waveforms.

External MOSFET Protection

A programmable timer and a differential input current sense comparator are included in the LTC3900 for protection of the external MOSFET during power down and Burst Mode® operation. The chip also shuts off the MOSFETs if VCC < 4.1V.

When the primary controller is powering down, the primary controller shuts down first and the LTC3900 continues to operate for a while by drawing power from the VCC bypass cap, CVC. The SG signal stops switching and there is no SYNC pulse to the LTC3900. The LTC3900 keeps one of the drivers turned on depending on the polarity of the last SYNC pulse. If the last SYNC pulse is positive, CG will remain high and the catch MOSFET, Q4 will stay on. The inductor current will start falling down to zero and continue going in the negative direction due to the voltage that is still present across the output capacitor (the current now flows from COUT back to LO). If Q4 is turned off while the inductor current is negative, the inductor current will produce high voltage across Q4, resulting in a MOSFET avalanche. Depending on the amount of energy stored in the inductor, this avalanche energy may damage Q4.
The timer circuit and current sense comparator in LTC3900 are used to prevent reverse current buildup in the output inductor.

**Timer**

Figure 3 shows the LTC3900 timer internal and external circuits. The timer operates by using an external R-C charging network to program the time-out period. On every negative transition at the SYNC input, the chip generates a 200ns pulse to reset the timer cap. If the SYNC signal is missing or incorrect, allowing the timer cap voltage to go high, it shuts off both drivers once the voltage reaches the time-out threshold. Figure 4 shows the timer waveforms.

A typical forward converter cycle always turns on Q3 and Q4 alternately and the SYNC input should alternate between positive and negative pulses. The LTC3900 timer also includes sequential logic to monitor the SYNC input sequence. If after one negative pulse, the SYNC comparator receives another negative pulse, the LTC3900 will not reset the timer cap. If no positive SYNC pulse appears, both drivers are shut off once the timer times out. Once positive pulses reappear the timer resets and the drivers start switching again. This is to protect the external components in situations where only negative SYNC pulse is present and FG output remains high. Figure 5 shows the timer waveforms with incorrect SYNC pulses.

The LTC3900 timer input also includes a current sinking clamp circuit (ZTMR in Figure 3) that clamps this pin to about 0.5 • VCC if there is missing SYNC/timer reset pulse. This clamp circuit prevents the timer cap from getting fully charged up to the rail, which results in a longer discharge time.

The timeout period is determined by the external RTMR and CTMR values and is independent of the VCC voltage. This is achieved by making the timeout threshold a ratio of VCC. The ratio is 0.2x, set internally by R1 and R2 (see Figure 3). The timeout period should be programmed to be around one period of the primary switching frequency using the following formula:

\[ \text{TIMEOUT} = 0.2 \times R_{\text{TMR}} \times C_{\text{TMR}} + 0.27 \times 10^{-6} \]

To reduce error in the timeout setting due to the discharge time, select CTMR between 100pF and 1000pF. Start with a CTMR around 470pF and then calculate the required RTMR. CTMR should be placed as close as possible to the LTC3900 with minimum PCB trace between CTMR, the TIMER pin and GND. This is to reduce any ringing caused by the PCB trace inductance when CTMR discharges. This ringing may introduce error to the timeout setting.

The timer input also includes a current sinking clamp circuit (ZTMR in Figure 3) that clamps this pin to about 0.5 • VCC if there is missing SYNC/timer reset pulse. This clamp circuit prevents the timer cap from getting fully charged up to the rail, which results in a longer discharge time.
time. The current sinking capability of the circuit is around 1mA. The timeout function can be disabled by connecting the timer pin to GND.

Current Sense

The differential input current sense comparator is used for sensing the voltage across the drain-to-source terminals of Q4 through the CS+ and CS– pins. If the inductor current reverses into the Q4 causing CS+ to rise above CS– by more than 10.5mV, the LTC3900 pulls CG low. This comparator is used to prevent inductor reverse current buildup during power down or Burst Mode operation, which may cause damage to the MOSFET. The 10.5mV input threshold has a positive temperature coefficient, which closely matches the TC of the external MOSFET R DS(ON). The current sense comparator is only active 250ns after CG goes high; this is to avoid any ringing immediately after Q4 is switched on.

Under light load conditions, if the inductor average current is less than half of its peak-to-peak ripple current, the inductor current will reverse into Q4 during a portion of the switching cycle, forcing CS+ to rise above CS–. The current sense comparator input threshold is set at 10.5mV to prevent tripping under light load conditions. If the product of the inductor negative peak current and MOSFET R DS(ON) is higher than 10.5mV, the LTC3900 will operate in discontinuous current mode. Figure 6 shows the LTC3900 operating in discontinuous current mode; the CG output goes low before the next negative SYNC pulse, as soon as the inductor current becomes negative. Discontinuous current mode is sometimes undesirable. To disable discontinuous current mode operation, add a resistor divider, R CS1 and R CS2 at the CS+ pin to increase the 10.5mV threshold so that the LTC3900 operates in continuous mode at no load.

The LTC3900 CS+ pin has an internal current sinking clamp circuit (ZCS in the Block Diagram) that clamps the pin to 11V. The clamp circuit is to be used together with the external series resistor, R CS1 to protect the CS+ pin from high Q4 drain voltage in the power transfer cycle. During the power transfer cycle, Q4 is off, the drain voltage of Q4 is determined by the primary input voltage and the transformer turns ratio. This voltage can be high and may damage the LTC3900 if CS+ is connected directly to the drain of Q4. The current sinking capability of the clamp circuit is 5mA minimum.
The value of the resistors, \( R_{CS1}, R_{CS2} \) and \( R_{CS3} \), should be calculated using the following formulas to meet both the threshold and clamp voltage requirements:

\[
\begin{align*}
    k &= 48 \cdot I_{RIPPLE} \cdot R_{DS(ON)} - 1 \\
    R_{CS2} &= (200 \cdot V_{IN(MAX)} \cdot (N_S/N_P) - 2200 \cdot (1 + k)) / k \\
    R_{CS1} &= k \cdot R_{CS2} \\
    R_{CS3} &= (R_{CS1} \cdot R_{CS2}) / (R_{CS1} + R_{CS2}) \\
\end{align*}
\]

If \( k = 0 \) or less than zero, \( R_{CS2} \) is not needed and \( R_{CS1} = R_{CS3} = (V_{IN(MAX)} \cdot (N_S/N_P) - 11\text{V}) / 5\text{mA} \)

where:

- \( I_{RIPPLE} \) = Inductor peak-to-peak ripple current
- \( R_{DS(ON)} \) = On-resistance of Q4 at \( I_{RIPPLE}/2 \)
- \( V_{IN(MAX)} \) = Primary side main supply maximum input voltage
- \( N_S/N_P \) = Power transformer T1, turn ratio

If the LTC3900 still operates in discontinuous mode with the calculated resistance value, increase the value of \( R_{CS1} \) to raise the threshold. The resistors \( R_{CS1} \) and \( R_{CS2} \) and the \( CS^+ \) pins input capacitance plus the PCB trace capacitance form an R-C delay; this slows down the response time of the comparator. The resistors and \( CS^+ \) input leakage currents also create an input offset error.

To minimize this delay and error, do not use resistance value higher than required and make the PCB trace from the resistors to the LTC3900 \( CS^+/CS^- \) pins as short as possible. Add a series resistor, \( R_{CS3} \) with value equal to parallel sum of \( R_{CS1} \) and \( R_{CS2} \) to the \( CS^- \) pin and connect the other end of \( R_{CS3} \) directly to the source of Q4.

**SYNC Input**

Figure 7 shows the external circuit for the LTC3900 SYNC input. With a selected type of pulse transformers, the values of the \( C_{SG} \) and \( R_{SYNC} \) should be adjusted to obtain an optimum SYNC pulse amplitude and width. A bigger capacitor, \( C_{SG} \), generates a higher and wider SYNC pulse. The peak of this pulse should be much higher than the typical LTC3900 SYNC threshold of \( \pm 1.4\text{V} \). Amplitudes greater than \( \pm 5\text{V} \) will help to speed up the SYNC comparator and reduce the SYNC to drivers propagation delay. The pulse width should be wider than 75ns. Overshoot during the pulse transformer reset interval must be minimized and kept below the minimum SYNC threshold of \( \pm 1\text{V} \). The amount of overshoot can be reduced by having a smaller \( R_{SYNC} \).

![Figure 7. SYNC Input Circuit](image-url)
APPLICATIONS INFORMATION

An alternative method of generating the SYNC pulse is shown in Figure 8. This circuit produces square SYNC pulses with amplitude dependent on the logic supply voltage. The SYNC pulse width can be adjusted with R1 and C1 without affecting the pulse amplitude.

For nonisolated applications, the SYNC input can be driven directly by a bipolar square pulse. To reduce the propagation delay, make the positive and negative magnitude of the square wave much greater than the ±1.4V SYNC threshold.

VCfef Regulator

The VCfef supply for the LTC3900 can be generated by peak rectifying the transformer secondary winding as shown in Figure 9. The Zener diode DZ sets the output voltage to (VZ – 0.7V). A resistor, RB (on the order of a few hundred ohms), in series with the base of QREG may be required to suppress high frequency oscillations depending on QREG’s selection.

The LTC3900 has an UVLO detector that pulls the drivers output low if VCC < 4.1V. The UVLO detector has 0.5V of hysteresis to prevent chattering.

In a typical forward converter, the secondary-side circuits have no power until the primary-side controller starts operating. Since the power for biasing the LTC3900 is derived from the power transformer T1, the LTC3900 will initially remain off. During that period (VCC < 4.1V), the output rectifier MOSFETs Q3 and Q4 will remain off and the MOSFETs body diodes will conduct. The MOSFETs may experience very high power dissipation due to a high voltage drop in the body diodes. To prevent MOSFET damage, VCC voltage greater than 4.1V should be provided quickly. The VCC supply circuit shown in Figure 9 will provide power for the LTC3900 within the first few switching pulses of the primary controller, preventing overheating of the MOSFETs.

MOSFET Selection

The required MOSFET RDS(ON) should be determined based on allowable power dissipation and maximum required output current. The body diodes conduct during the power-up phase, when the LTC3900 VCC supply is ramping up. The CG and FG signals stay low and the inductor current flows through the body diodes. The body diodes must be able to handle the load current during start-up until VCC reaches 4.1V. The LTC3900 drivers dissipate power when switching MOSFETs. The power dissipation increases with switching frequency, VCC and size of the MOSFETs. To calculate
Applications Information

The driver dissipation, the total gate charge $Q_G$ is used. This parameter is found on the MOSFET manufacturers data sheet.

The power dissipated in each LTC3900 MOSFET driver is:

$$P_{DRIVER} = Q_G \cdot V_{CC} \cdot f_{SW}$$

where $f_{SW}$ is the switching frequency of the converter.

PC Board Layout Checklist

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the LTC3900 for your layout:

1. Connect the 4.7µF bypass capacitor as close as possible to the $V_{CC}$ and GND pins.
2. Connect the two MOSFET drain terminals directly to the transformer. The two MOSFET sources should be as close together as possible.
3. Keep the timer, SYNC and $V_{CC}$ regulator circuit away from the high current path of Q3, Q4 and T1.
4. Place the timer capacitor, $C_{TMR}$, as close as possible to the LTC3900.
5. Keep the PCB trace from the resistors $R_{CS1}$, $R_{CS2}$ and $R_{CS3}$ to the LTC3900 $CS^+/CS^-$ pins as short as possible. Connect the other ends of the resistors directly to the drain and source of the MOSFET, Q4.

Typical Applications

36V to 72V, 3.3V at 40A Synchronous Forward Converter
The LTC3900 can drive multiple synchronous output rectifiers. The 12V and 24V or ±12V output converter has good cross regulation due to low voltage drops in the output MOSFETs. Other combinations like 3.3V and −5V or 1.5V and 5V can be easily achieved by changing the transformer turns ratio.
LTC3900

TYPICAL APPLICATIONS

18V to 40V Input to 14V at 14A Output Converter in 1/4 Brick Footprint

By Using Active Reset and 60V MOSFETs Converter is Achieving 94% to 95% Efficiency with Only Four MOSFETs.
36V to 72V Input to 12V, 14A Output Converter in 1/8th Brick Footprint

The Efficiency of 12V Output Converter is Over 95% at 8A Output.
TYPICAL APPLICATIONS

18V to 72V Input to 12V at 13A Active Reset Converter Fits in 1/8th Brick Size

The High Efficiency of Converter is Achieved by Precise MOSFET Timing Provided by LT1952 and LTC3900 Controllers.
Synchronous Forward Converter With Pulse Skip Mode

The Discontinuous Current Mode (DCM) Operation of Circuit is About 10% More Efficient with 1A-2A Loads. The No Load Input Current is 15mA in DCM Versus 90mA in CCM.

*CONVERTERS THAT USE THE LTC3900 CAN BE FORCED TO OPERATE IN DISCONTINUOUS CURRENT MODE AT LIGHT LOADS BY OFFSETTING THE CURRENT SENSE INPUT WITH R\_DCM RESISTOR.
S8 Package
8-Lead Plastic Small Outline (Narrow .150 Inch)
(Reference LTC DWG # 05-08-1610)
**REVISION HISTORY** *(Revision history begins at Rev B)*

<table>
<thead>
<tr>
<th>REV</th>
<th>DATE</th>
<th>DESCRIPTION</th>
<th>PAGE NUMBER</th>
</tr>
</thead>
<tbody>
<tr>
<td>B</td>
<td>5/11</td>
<td>Added H- and MP-grade parts. Reflected throughout the data sheet.</td>
<td>1 to 20</td>
</tr>
</tbody>
</table>
LTC3900

TYPICAL APPLICATION

36V to 72V Input to 12V at 20A “No Optocoupler” Synchronous “Bus Converter”

RELATED PARTS

<table>
<thead>
<tr>
<th>PART NUMBER</th>
<th>DESCRIPTION</th>
<th>COMMENTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>LT1952/LT1952-1</td>
<td>Synchronous Forward Converter Controllers</td>
<td>Ideal for Medium Power 24V or 48V Input Isolated Applications</td>
</tr>
<tr>
<td>LTC3901</td>
<td>Secondary Side Synchronous Driver for Push-Pull and Full Bridge Converters</td>
<td>Similar to the LTC3900, Used in Full Bridge and Push-Pull Converters</td>
</tr>
<tr>
<td>LT4430</td>
<td>Secondary Side Optocoupler Driver</td>
<td>Optocoupler Driver with Precise Reference Voltage</td>
</tr>
<tr>
<td>LT1431</td>
<td>Programmable Reference</td>
<td>Adjustable Shunt Voltage Regulator with 100mA Sink Capability</td>
</tr>
<tr>
<td>LTC3726/LTC3725</td>
<td>Synchronous No Opto Forward Converter Controller Chip Set</td>
<td>Ideal for Medium Power 24V or 48V Input Isolated Applications</td>
</tr>
<tr>
<td>LTC3723-1/LTC3723-2</td>
<td>Synchronous Push-Pull Controllers</td>
<td>High Efficiency with On-Chip MOSFET Drivers</td>
</tr>
<tr>
<td>LTC3721-1/LTC3721-2</td>
<td>Nonsynchronous Push-Pull Controllers</td>
<td>Minimizes External Components, On-Chip MOSFET Drivers</td>
</tr>
<tr>
<td>LTC3722/LTC3722-2</td>
<td>Synchronous Phase Modulated Full Bridge Controllers</td>
<td>Ideal for High Power 24V or 48V Input Applications</td>
</tr>
</tbody>
</table>