The LTC®3606B is an 800mA monolithic synchronous buck regulator using a constant frequency current mode architecture.

The input supply voltage range is 2.5V to 5.5V, making it ideal for Li-ion and USB powered applications. 100% duty cycle capability provides low dropout operation, extending the run time in battery-operated systems. Low output voltages are supported with the 0.6V feedback reference voltage. The LTC3606B can supply 800mA output current.

The LTC3606B’s programmable average input current limit is ideal for USB applications and for point-of-load power supplies because the LTC3606B’s limited input current will still allow its output to deliver high peak load currents without collapsing the input supply. The operating frequency is internally set at 2.25MHz allowing the use of small surface mount inductors. Internal soft-start reduces in-rush current during start-up. The LTC3606B is available in an 8-Lead 3mm × 3mm DFN package.
**ABSOLUTE MAXIMUM RATINGS**

(Notes 1, 2, 3, 6, 8)

- Input Supply Voltage ($V_{IN}$) ................. $-0.3V$ to $6V$
- $V_{FB}$ .............................................. $-0.3V$ to $V_{IN} + 0.3V$
- RUN, RLIM ...................................... $-0.3V$ to $V_{IN} + 0.3V$
- SW .................................................. $-0.3V$ to $V_{IN} + 0.3V$
- PGOOD .......................................... $-0.3V$ to $V_{IN} + 0.3V$
- P-Channel SW Source Current (DC) (Note 2) ........ $1A$
- N-Channel SW Source Current (DC) (Note 2) .......... $1A$
- Peak SW Source and Sink Current (Note 2) ............ $2.7A$
- Operating Junction Temperature Range
  (Notes 3, 6, 8) ................................ $-40°C$ to $125°C$
- Storage Temperature Range .................. $-65°C$ to $125°C$
- Reflow Peak Body Temperature .................. $260°C$

**ORDER INFORMATION**

<table>
<thead>
<tr>
<th>LEAD FREE FINISH</th>
<th>TAPE AND REEL</th>
<th>PART MARKING*</th>
<th>PACKAGE DESCRIPTION</th>
<th>TEMPERATURE RANGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>LTC3606BEDD#PBF</td>
<td>LTC3606BEDD#TRPBF</td>
<td>LFMB</td>
<td>8-Lead (3mm x 3mm) Plastic DFN</td>
<td>$-40°C$ to $85°C$</td>
</tr>
<tr>
<td>LTC3606BIDD#PBF</td>
<td>LTC3606BIDD#TRPBF</td>
<td>LFMB</td>
<td>8-Lead (3mm x 3mm) Plastic DFN</td>
<td>$-40°C$ to $125°C$</td>
</tr>
</tbody>
</table>

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.

Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: [http://www.linear.com/leadfree/](http://www.linear.com/leadfree/)

For more information on tape and reel specifications, go to: [http://www.linear.com/tapeandreel/](http://www.linear.com/tapeandreel/)
**ELECTRICAL CHARACTERISTICS**

The **●** denotes the specifications which apply over the full operating junction temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$, $V_{IN} = 5\text{V}$, unless otherwise noted.

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{IN}$</td>
<td>$V_{IN}$ Operating Voltage Range</td>
<td></td>
<td>2.5</td>
<td>5.5</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$V_{UV}$</td>
<td>$V_{IN}$ Undervoltage Lockout $V_{IN}$ Low to High</td>
<td></td>
<td>2.1</td>
<td>2.5</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$I_{FB}$</td>
<td>Feedback Pin Input Current</td>
<td></td>
<td>±30</td>
<td></td>
<td></td>
<td>nA</td>
</tr>
<tr>
<td>$V_{FBREG}$</td>
<td>Feedback Voltage</td>
<td></td>
<td>0.588 to 0.600</td>
<td>0.612</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$V_{LINEREG}$</td>
<td>$V_{FB}$ Line Regulation</td>
<td>$V_{IN} = 2.5\text{V} to 5.5\text{V}$ (Note 7)</td>
<td>0.01</td>
<td>0.25</td>
<td></td>
<td>%/V</td>
</tr>
<tr>
<td>$I_{LOADREG}$</td>
<td>$V_{FB}$ Load Regulation $I_{LOAD} = 0\text{mA to 800}\text{mA}$ (Note 7)</td>
<td></td>
<td>0.5</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_S$</td>
<td>Supply Current</td>
<td>Active Mode (Note 4) Shutdown</td>
<td>420</td>
<td>650</td>
<td>1</td>
<td>μA</td>
</tr>
<tr>
<td>$I_{OSC}$</td>
<td>Oscillator Frequency</td>
<td>$V_{FB} = V_{FBREG}$</td>
<td>1.8</td>
<td>2.25</td>
<td>2.7</td>
<td>MHz</td>
</tr>
<tr>
<td>$I_{LIM(Peak)}$</td>
<td>Peak Switch Current Limit</td>
<td>$V_{IN} = 5\text{V}, V_{FB} &lt; V_{FBREG}$, Duty Cycle $&lt; 35%$</td>
<td>1800</td>
<td>2400</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>$I_{INLIM}$</td>
<td>Input Average Current Limit</td>
<td></td>
<td>450</td>
<td>475</td>
<td>500</td>
<td>mA</td>
</tr>
<tr>
<td>$R_{DS(ON)}$</td>
<td>Main Switch On-Resistance (Note 5) Synchronous Switch On-Resistance (Note 5)</td>
<td>$V_{IN} = 5\text{V}, ISW = 100\text{mA}$</td>
<td>0.27</td>
<td></td>
<td></td>
<td>Ω</td>
</tr>
<tr>
<td>$ISW(LKG)$</td>
<td>Switch Leakage Current</td>
<td>$V_{IN} = 5\text{V}, V_{RUN} = 0\text{V}$</td>
<td>0.01</td>
<td>1</td>
<td></td>
<td>μA</td>
</tr>
<tr>
<td>$I_{SOFTSTART}$</td>
<td>Soft-Start Time</td>
<td>$V_{FB}$ from 0.06V to 0.54V</td>
<td>0.3</td>
<td>0.95</td>
<td>1.3</td>
<td>ms</td>
</tr>
<tr>
<td>$V_{RUN}$</td>
<td>RUN Threshold High</td>
<td></td>
<td>0.4</td>
<td>1</td>
<td>1.2</td>
<td>V</td>
</tr>
<tr>
<td>$I_{RUN}$</td>
<td>RUN Leakage Current</td>
<td>$0\text{V} \leq V_{RUN} \leq 5\text{V}$</td>
<td>0.01</td>
<td>1</td>
<td></td>
<td>μA</td>
</tr>
<tr>
<td>$PGOOD$</td>
<td>Power Good Threshold</td>
<td>Entering Window</td>
<td>–5</td>
<td>–7</td>
<td></td>
<td>%</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$V_{FB}$ Ramping Up</td>
<td>5</td>
<td>7</td>
<td></td>
<td>%</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$V_{FB}$ Ramping Down</td>
<td>9</td>
<td>11</td>
<td></td>
<td>%</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Leaving Window</td>
<td>–9</td>
<td>–11</td>
<td></td>
<td>%</td>
</tr>
<tr>
<td>$PGOOD$ Blanking</td>
<td>Power Good Blanking Time</td>
<td>PGOOD Rising and Falling, $V_{IN} = 5\text{V}$</td>
<td>90</td>
<td></td>
<td></td>
<td>μs</td>
</tr>
<tr>
<td>$R_{PGOOD}$</td>
<td>Power Good Pull-Down On-Resistance</td>
<td></td>
<td>8</td>
<td>15</td>
<td>30</td>
<td>Ω</td>
</tr>
<tr>
<td>$I_{PGOOD}$</td>
<td>PGOOD Leakage Current</td>
<td>$V_{PGOOD} = 5\text{V}$</td>
<td></td>
<td>±1</td>
<td></td>
<td>μA</td>
</tr>
</tbody>
</table>

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** Guaranteed by long term current density limitations.

**Note 3:** The LTC3606BE is guaranteed to meet performance specifications from 0°C to 85°C. Specifications over the –40°C to 85°C operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LTC3606BI is guaranteed to meet specified performance over the full –40°C to 125°C operating junction temperature range.

**Note 4:** Dynamic supply current is higher due to the internal gate charge being delivered at the switching frequency.

**Note 5:** The switch on-resistance is guaranteed by correlation to wafer level measurements.

**Note 6:** This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed 125°C when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.

**Note 7:** The converter is tested in a proprietary test mode that connects the output of the error amplifier to the SW pin, which is connected to an external servo loop.
LTC3606B

**TYPICAL PERFORMANCE CHARACTERISTICS**  \( T_A = 25°C, V_{IN} = 5V, \) unless otherwise noted.

- **Switch Leakage vs Input Voltage**
- **Supply Current vs Temperature**
- **Efficiency vs Input Voltage**
- **Regulated Voltage vs Temperature**
- **Oscillator Frequency vs Temperature**
- **Switch Leakage vs Input Voltage**
- **Switch On-Resistance vs Input Voltage**
- **Efficiency vs Load Current**
TYPICAL PERFORMANCE CHARACTERISTICS  \( T_A = 25^\circ\text{C}, V_{IN} = 5\text{V}, \) unless otherwise noted.

Efficiency vs Load Current

Load Regulation

Line Regulation

Start-Up from Shutdown

Start-Up from Shutdown

V<sub>RLIM</sub> vs Input Current

Average Input Current Limit vs Temperature

Load Step

Load Step

**Efficiency vs Load Current**

- \( V_{OUT} = 1.2\text{V} \)

- Efficiency vs Load Current

- \( V_{IN} = 2.7\text{V} \)
- \( V_{IN} = 3.6\text{V} \)
- \( V_{IN} = 4.2\text{V} \)
- \( V_{IN} = 5\text{V} \)

**Load Regulation**

- \( V_{OUT} = 1.8\text{V} \)
- \( V_{OUT} = 2.5\text{V} \)
- \( V_{OUT} = 3.3\text{V} \)

**Line Regulation**

- \( V_{OUT} = 1.8\text{V} \)
- \( V_{LOAD} = 100\text{mA} \)

**Start-Up from Shutdown**

- \( V_{IN} = 5\text{V}, V_{OUT} = 3.3\text{V} \)
- \( R_{LOAD} = 7\Omega \)
- \( C_{LOAD} = 4.7\mu\text{F} \)

**Average Input Current Limit vs Temperature**

- \( I_{IN} = 5\text{V} \)
- \( I_{LOAD} = 0\text{A TO 800mA} \)
- \( C_{OUT} = 100\mu\text{F}, C_{F} = 20\text{pF} \)

**Load Step**

- \( V_{IN} = 5\text{V}, V_{OUT} = 3.3\text{V} \)
- \( I_{LOAD} = 0\text{A TO 800mA} \)
- \( C_{OUT} = 100\mu\text{F}, C_{F} = 20\text{pF} \)
**PIN FUNCTIONS**

**GND (Pins 1, 3, Exposed Pad Pin 9):** Ground. Connect to the (–) terminal of COUT, and the (–) terminal of CIN. The Exposed Pad must be soldered to PCB.

**RLIM (Pin 2):** Average Input Current Limit Program Pin. Place a resistor and capacitor in parallel from this pin to ground.

**SW (Pin 4):** Regulator Switch Node Connection to the Inductor. This pin swings from VIN to GND.

**VIN (Pin 5):** Main Power Supply. Must be closely decoupled to GND.

**PGOOD (Pin 6):** Open-Drain Logic Output. PGOOD is pulled to ground if the voltage on the VFB pin is not within power good threshold.

**RUN (Pin 7):** Regulator Enable. Forcing this pin to VIN enables regulator, while forcing it to GND causes regulator to shut down.

**VFB (Pin 8):** Regulator Output Feedback. Receives the feedback voltage from the external resistive divider across the regulator output. Nominal voltage for this pin is 0.6V.

---

**FUNCTIONAL DIAGRAM**

[Diagram of LTC3606B with pin connections and functional blocks.]
The LTC3606B uses a constant-frequency, current mode architecture. The operating frequency is set at 2.25MHz. The output voltage is set by an external resistor divider returned to the VFB pins. An error amplifier compares the divided output voltage with a reference voltage of 0.6V and regulates the peak inductor current accordingly. The LTC3606B continuously monitors the input current via the voltage drop across the R_DS(ON) of the internal P-channel MOSFET. When the input current exceeds the programmed input current limit set by an external resistor, R_LIM, the regulator’s input current is limited. The regulator output voltage will drop to meet output current demand and to maintain constant input current.

Main Control Loop
During normal operation, the top power switch (P-channel MOSFET) is turned on at the beginning of a clock cycle when the V_FB voltage is below the reference voltage. The current into the inductor and the load increases until the peak inductor current (controlled by I_TH) is reached. The RS latch turns off the synchronous switch and energy stored in the inductor is discharged through the bottom switch (N-channel MOSFET) into the load until the next clock cycle begins, or until the inductor current begins to reverse (sensed by the IRCMP comparator).

The peak inductor current is controlled by the internally compensated I_TH voltage, which is the output of the error amplifier. This amplifier regulates the V_FB pin to the internal 0.6V reference by adjusting the peak inductor current accordingly.

When the input current limit is engaged, the peak inductor current will be lowered, which then reduces the switching duty cycle and V_OUT. This allows the input voltage to stay regulated when its programmed current output capability is met.

Light Load Operation
The LTC3606B will automatically transition from continuous operation to the pulse-skipping operation when the load current is low. The inductor current is not fixed during the pulse-skipping mode which allows the LTC3606B to switch at constant-frequency down to very low currents, where it will begin skipping pulses to maintain output regulation. This mode of operation exhibits low output ripple as well as low audio noise and reduced RF interference while providing reasonable low current efficiency.

Dropout Operation
When the input supply voltage decreases toward the output voltage the duty cycle increases to 100%, which is the dropout condition. In dropout, the PMOS switch is turned on continuously with the output voltage being equal to the input voltage minus the voltage drops across the internal P-channel MOSFET and the inductor.

An important design consideration is that the R_DS(ON) of the P-channel switch increases with decreasing input supply voltage (see the Typical Performance Characteristics section). Therefore, the user should calculate the worst-case power dissipation when the LTC3606B is used at 100% duty cycle with low input voltage (see Thermal Considerations in the Applications Information section).

Soft-Start
In order to minimize the inrush current on the input bypass capacitor, the LTC3606B slowly ramps up the output voltage during start-up. Whenever the RUN pin is pulled high, the corresponding output will ramp from zero to full-scale over a time period of approximately 950μs. This prevents the LTC3606B from having to quickly charge the output capacitor and thus supplying an excessive amount of instantaneous current.

When the output is loaded heavily, for example, with millifarad of capacitance, it may take longer than 950μs to charge the output to regulation. If the output is still low after the soft-start time, the LTC3606B will try to quickly charge the output capacitor. In this case, the input current limit (after it engages) can prevent excessive amount of instantaneous current that is required to quickly charge the output. See the Start-Up from Shutdown curve (C_L = 4.4mF) in the Typical Performance Characteristics section. After input current limit is engaged, the output slowly ramps up to regulation while limited by its 500mA of input current.
**OPERATION**

**Short-Circuit Protection**

When either regulator output is shorted to ground, the corresponding internal N-channel switch is forced on for a longer time period for each cycle in order to allow the inductor to discharge, thus preventing inductor current runaway. This technique has the effect of decreasing switching frequency. Once the short is removed, normal operation resumes and the regulator output will return to its nominal voltage.

**Input Current Limit**

Internal current sense circuitry measures the inductor current through the voltage drop across the power PFET switch and forces the same voltage across the small sense PFET. The voltage across the small sense PFET generates a current representing $1/55,000$th of the inductor current during the on-cycle. The current out of RLIM pin is the representation of the inductor current, which can be expressed in the following equation.

$$I_{RLIM} = I_{OUT} \cdot D1 \cdot K1$$

where $D1 = V_{OUT1}/V_{IN}$ is the duty cycle.

$K1$ is the ratio $R_{DS(ON)}$(power PFET)/$R_{DS(ON)}$(sense PFET). The ratio of the power PFET to the sense PFET is trimmed to within 2%.

Given that both PFETs are carefully laid out and matched, their temperature and voltage coefficient effects will be similar and their terms be canceled out in the equation. In that case, the constant $K1$ will only be dependent on area scaling, which is trimmed to within 2%. Thus, the $I_{RLIM}$ current will track the input current very well over varying temperature and $V_{IN}$.

The RLIM pin can be grounded to disable input current limit function.

**Programming Input Current Limit**

Selection of one external $R_{LIM}$ resistor will program the input current limit. The current limit can be programmed from 200mA up to $I_{PEAK}$ current. As the input current increases, $R_{LIM}$ voltage will follow. When $R_{LIM}$ reaches the internal comparator threshold of 1V, the power PFET on-time will be shortened, thereby, limiting the input current.

Use the following equation to select the $R_{LIM}$ resistance that corresponds to the input current limit.

$$R_{LIM} = 55k \div I_{DC}$$

$I_{DC}$ is the input current (at $V_{IN}$) to be limited. The following are some $R_{LIM}$ values with the corresponding current limit.

<table>
<thead>
<tr>
<th>$R_{LIM}$</th>
<th>$I_{DC}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>91.6k</td>
<td>600mA</td>
</tr>
<tr>
<td>110k</td>
<td>500mA</td>
</tr>
<tr>
<td>137.5k</td>
<td>400mA</td>
</tr>
</tbody>
</table>

**Selection of $C_{LIM}$ Capacitance**

Since $I_{RLIM}$ current is a function of the inductor current, its dependency on the duty cycle cannot be ignored. Thus, a $C_{LIM}$ capacitor is needed to integrate the $I_{RLIM}$ current and smooth out transient currents. The LTC3606B is stable with any size capacitance >100pF at the RLIM pin.

Each application input current limit will call for different $C_{LIM}$ value to optimize its response time. Using a large $C_{LIM}$ capacitor requires longer time for the RLIM pin voltage to charge. For example, consider the application 500mA input current limit, 5V input and 1A, 2.5V output with a 50% duty cycle. When an instantaneous 1A output pulse is applied, the current out of the RLIM pin becomes $1A/55k = 18.2\mu A$ during the 50% on-time or 9.1$\mu A$ full duty cycle. With a $C_{LIM}$ capacitor of 1$\mu F$, $R_{LIM}$ of 116k, and using $I = CdV/dt$, it will take 110ms for $C_{LIM}$ to charge from 0V to 1V. This is the time after which the LTC3606B will start input current limiting. Any current within this time must be considered in each application to determine if it is tolerable.
OPERATION

Figure 1a shows $V_{\text{IN}}$ ($I_{\text{IN}}$) current below input current limit with a $C_{\text{LIM}}$ capacitor of 0.1μF. When the load pulse is applied, under the specified condition, $I_{\text{LIM}}$ current is $1.1A/55k \cdot 0.66 = 13.2\mu A$, where 0.66 is the duty cycle. It will take a little more than 7.5ms to charge the $C_{\text{LIM}}$ capacitor from 0V to 1V, after which the LTC3606B begins to limit input current. The $I_{\text{IN}}$ current is not limited during this 7.5ms time and is more than 725mA. This current transient may cause the input supply to temporarily droop if the supply current compliance is exceeded, but recovers after the input current limit engages. The output will continue to deliver the required current load while the output voltage droops to allow the input voltage to remain regulated during input current limit.

For applications with short load pulse duration, a smaller $C_{\text{LIM}}$ capacitor may be the better choice as in the example shown in Figure 1b. In this example, a 577μs, 0A to 2A output pulse is applied once every 4.7ms. A $C_{\text{LIM}}$ capacitor of 2.2nF requires 92μs for $V_{\text{RLIM}}$ to charge from 0V to 1V. During this 92μs, the input current limit is not yet engaged and the output must deliver the required current load. This may cause the input voltage to droop if the current compliance is exceeded. Depending on how long this time is, the $V_{\text{IN}}$ supply decoupling capacitor can provide some of this current before $V_{\text{IN}}$ droops too much. In applications with a bigger $V_{\text{IN}}$ supply decoupling capacitor and where $V_{\text{IN}}$ supply is allow to droop closer to dropout, the $C_{\text{LIM}}$ capacitor can be increased slightly. This will delay the start of input current limit and artificially regulated $V_{\text{OUT}}$ before input current limit is engaged. In this case, within the 577μs load pulse, the $V_{\text{OUT}}$ voltage will stay artificially regulated for 92μs out of the total 577μs before the input current limit activates. This approach may be used if a faster recovery on the output is desired.

Selecting a very small $C_{\text{LIM}}$ will speed up response time but it can put the device within threshold of interfering with normal operation and input current limit in every few switching cycles. This may be undesirable in terms of noise. Use $2\pi R C >> 100/clock frequency (2.25MHz)$ as a starting point, $R$ being $R_{\text{LIM}}$, $C$ being $C_{\text{LIM}}$.

---

**Figure 1a. Input Current Limit Within 100ms Load Pulses**

- $V_{\text{IN}} = 5V$, 500mA COMPLIANT
- $R_{\text{LIM}} = 116k$, $C_{\text{LIM}} = 0.1μF$
- $I_{\text{LOAD}} = 0A$ to $1.1A$, $C_{\text{OUT}} = 2.2mF$, $V_{\text{OUT}} = 3.3V$
- $I_{\text{LIM}} = 475mA$

---

**Figure 1b. Input Current Limit Within 577μs, 2A Repeating Load Pulses**

- $V_{\text{IN}} = 5V$, 500mA COMPLIANT
- $R_{\text{LIM}} = 116k$, $C_{\text{LIM}} = 2200pF$
- $I_{\text{LOAD}} = 0A$ to $2A$, $C_{\text{OUT}} = 2.2mF$, $V_{\text{OUT}} = 3.3V$
- $I_{\text{LIM}} = 475mA$
A general LTC3606B application circuit is shown in Figure 2. External component selection is driven by the load requirement, and begins with the selection of the inductor L. Once the inductor is chosen, $C_{IN}$ and $C_{OUT}$ can be selected.

**Inductor Selection**

Although the inductor does not influence the operating frequency, the inductor value has a direct effect on ripple current. The inductor ripple current $I_L$ decreases with higher inductance and increases with higher $V_{IN}$ or $V_{OUT}$:

$$\Delta I_L = \frac{V_{OUT}}{f_0 \cdot L} \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$  \hspace{1cm} (1)

Accepting larger values of $I_L$ allows the use of low inductances, but results in higher output voltage ripple, greater core losses, and lower output current capability. A reasonable starting point for setting ripple current is 40% of the maximum output load current. So, for a 800mA regulator, $I_L = 320mA$ (40% of 800mA).

The inductor value will also have an effect on Burst Mode operation. The transition to low current operation begins when the peak inductor current falls below a level set by the internal burst clamp. Lower inductor values result in higher ripple current which causes the transition to occur at lower load currents. This causes a dip in efficiency in the upper range of low current operation. Furthermore, lower inductance values will cause the bursts to occur with increased frequency.

**Inductor Core Selection**

Different core materials and shapes will change the size/current and price/current relationship of an inductor. Toroid or shielded pot cores in ferrite or permalloy materials are small and do not radiate much energy, but generally cost more than powdered iron core inductors with similar electrical characteristics. The choice of which style inductor to use often depends more on the price versus size requirements, and any radiated field/EMI requirements, than on what the LTC3606B requires to operate. Table 1 shows some typical surface mount inductors that work well in LTC3606B applications.

<table>
<thead>
<tr>
<th>MANUFACTURER</th>
<th>PART NUMBER</th>
<th>VALUE</th>
<th>MAX DC CURRENT</th>
<th>DCR</th>
<th>HEIGHT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Coilcraft</td>
<td>LPS4012-152ML</td>
<td>1.5μH</td>
<td>2200mA</td>
<td>0.07Ω</td>
<td>1.2mm</td>
</tr>
<tr>
<td></td>
<td>LPS4012-222ML</td>
<td>2.2μH</td>
<td>1750mA</td>
<td>0.10Ω</td>
<td>1.2mm</td>
</tr>
<tr>
<td></td>
<td>LPS4012-332ML</td>
<td>3.3μH</td>
<td>1450mA</td>
<td>0.10Ω</td>
<td>1.2mm</td>
</tr>
<tr>
<td></td>
<td>LPS4012-472ML</td>
<td>4.7μH</td>
<td>1450mA</td>
<td>0.10Ω</td>
<td>1.2mm</td>
</tr>
<tr>
<td></td>
<td>LPS4018-222ML</td>
<td>2.2μH</td>
<td>2300mA</td>
<td>0.07Ω</td>
<td>1.8mm</td>
</tr>
<tr>
<td></td>
<td>LPS4018-332ML</td>
<td>3.3μH</td>
<td>2000mA</td>
<td>0.08Ω</td>
<td>1.8mm</td>
</tr>
<tr>
<td></td>
<td>LPS4018-472ML</td>
<td>4.7μH</td>
<td>1800mA</td>
<td>0.125Ω</td>
<td>1.8mm</td>
</tr>
<tr>
<td>FDK</td>
<td>FDKMIPF2520D</td>
<td>4.7μH</td>
<td>1100mA</td>
<td>0.11Ω</td>
<td>1mm</td>
</tr>
<tr>
<td></td>
<td>FDKMIPF2520D</td>
<td>3.3μH</td>
<td>1200mA</td>
<td>0.1Ω</td>
<td>1mm</td>
</tr>
<tr>
<td></td>
<td>FDKMIPF2520D</td>
<td>2.2μH</td>
<td>1300mA</td>
<td>0.08Ω</td>
<td>1mm</td>
</tr>
<tr>
<td>Murata</td>
<td>LGH32CN4R7M23</td>
<td>4.7μH</td>
<td>450mA</td>
<td>0.2Ω</td>
<td>2mm</td>
</tr>
<tr>
<td>Panasonic</td>
<td>ELTJKT4R7M</td>
<td>4.7μH</td>
<td>950mA</td>
<td>0.2Ω</td>
<td>1.2mm</td>
</tr>
<tr>
<td>Sumida</td>
<td>CDHR2D18/LD</td>
<td>4.7μH</td>
<td>630mA</td>
<td>0.06Ω</td>
<td>2mm</td>
</tr>
<tr>
<td></td>
<td>CDH8D115SNP-3R3M</td>
<td>3.3μH</td>
<td>1560mA</td>
<td>0.115Ω</td>
<td>1.2mm</td>
</tr>
<tr>
<td></td>
<td>CDH8D115SNP-2R2M</td>
<td>2.2μH</td>
<td>1900mA</td>
<td>0.08Ω</td>
<td>1.2mm</td>
</tr>
<tr>
<td>Taiyo Yuden</td>
<td>CB2016T2R2M</td>
<td>2.2μH</td>
<td>510mA</td>
<td>0.13Ω</td>
<td>1.6mm</td>
</tr>
<tr>
<td></td>
<td>CB2021T2R2M</td>
<td>2.2μH</td>
<td>530mA</td>
<td>0.33Ω</td>
<td>1.25mm</td>
</tr>
<tr>
<td></td>
<td>CB2016T3R3M</td>
<td>3.3μH</td>
<td>410mA</td>
<td>0.27Ω</td>
<td>1.6mm</td>
</tr>
<tr>
<td></td>
<td>NR30102R2M</td>
<td>2.2μH</td>
<td>1100mA</td>
<td>0.1Ω</td>
<td>1mm</td>
</tr>
<tr>
<td></td>
<td>NR30104R7M</td>
<td>4.7μH</td>
<td>750mA</td>
<td>0.19Ω</td>
<td>1mm</td>
</tr>
<tr>
<td>TDK</td>
<td>VLF3010AT4R7-MR70</td>
<td>4.7μH</td>
<td>700mA</td>
<td>0.28Ω</td>
<td>1mm</td>
</tr>
<tr>
<td></td>
<td>VLF3010AT3R3-MR87</td>
<td>3.3μH</td>
<td>870mA</td>
<td>0.17Ω</td>
<td>1mm</td>
</tr>
<tr>
<td></td>
<td>VLF3010AT2R2-M1R0</td>
<td>2.2μH</td>
<td>1000mA</td>
<td>0.12Ω</td>
<td>1mm</td>
</tr>
<tr>
<td></td>
<td>VLF4012AT-2R2M1R5</td>
<td>2.2μH</td>
<td>1500mA</td>
<td>0.07Ω</td>
<td>1.2mm</td>
</tr>
<tr>
<td></td>
<td>VLF5012ST-3R3 M1R7</td>
<td>3.3μH</td>
<td>1700mA</td>
<td>0.09Ω</td>
<td>1.2mm</td>
</tr>
<tr>
<td></td>
<td>VLF5014ST-2R2 M2R3</td>
<td>2.2μH</td>
<td>2300mA</td>
<td>0.059Ω</td>
<td>1.4mm</td>
</tr>
</tbody>
</table>
APPLICATIONS INFORMATION

Input Capacitor (C_IN) Selection
In continuous mode, the input current of the converter is a square wave with a duty cycle of approximately \( V_{OUT}/V_{IN} \). To prevent large voltage transients, a low equivalent series resistance (ESR) input capacitor sized for the maximum RMS current must be used. The maximum RMS capacitor current is given by:

\[
I_{RMS} \approx I_{MAX} \sqrt{\frac{V_{OUT}(V_{IN} - V_{OUT})}{V_{IN}}}
\]

Where the maximum average output current \( I_{MAX} \) equals the peak current minus half the peak-to-peak ripple current, \( I_{MAX} = I_{LIM} - \frac{I_L}{2} \). This formula has a maximum at \( V_{IN} = 2V_{OUT} \), where \( I_{RMS} = I_{OUT}/2 \). This simple worst-case is commonly used to design because even significant deviations do not offer much relief. Note that capacitor manufacturer's ripple current ratings are often based on only 2000 hours lifetime. This makes it advisable to further derate the capacitor, or choose a capacitor rated at a higher temperature than required. Several capacitors may also be paralleled to meet the size or height requirements of the design. An additional 0.1\( \mu \)F to 1\( \mu \)F ceramic capacitor is also recommended on \( V_{IN} \) for high frequency decoupling when not using an all-ceramic capacitor solution.

Output Capacitor (C_OUT) Selection
The selection of \( C_{OUT} \) is driven by the required effective series resistance (ESR). Typically, once the ESR requirement for \( C_{OUT} \) has been met, the RMS current rating generally far exceeds the \( I_{RIPPLE(P-P)} \) requirement. The output ripple \( V_{OUT} \) is determined by:

\[
\Delta V_{OUT} = \Delta I_L \left( ESR + \frac{1}{8f_0C_{OUT}} \right)
\]

where \( f_0 \) = operating frequency, \( C_{OUT} \) = output capacitance and \( I_L \) = ripple current in the inductor. For a fixed output voltage, the output ripple is highest at maximum input voltage since \( I_L \) increases with input voltage.

If tantalum capacitors are used, it is critical that the capacitors are surge tested for use in switching power supplies. An excellent choice is the AVX TPS series of surface mount tantalum. These are specially constructed and tested for low ESR so they give the lowest ESR for a given volume. Other capacitor types include Sanyo POSCAP, Kemet T510 and T495 series, and Sprague 593D and 595D series. Consult the manufacturer for other specific recommendations.

Using Ceramic Input and Output Capacitors
Higher values, lower cost ceramic capacitors are now becoming available in smaller case sizes. Their high ripple current, high voltage rating and low ESR make them ideal for switching regulator applications. Because the LTC3606B control loop does not depend on the output capacitor's ESR for stable operation, ceramic capacitors can be used freely to achieve very low output ripple and small circuit size.

However, care must be taken when ceramic capacitors are used at the input. When a ceramic capacitor is used at the input and the power is supplied by a wall adapter through long wires, a load step at the output can induce ringing at the input, \( V_{IN} \). At best, this ringing can couple to the output and be mistaken as loop instability. At worst, a sudden inrush of current through the long wires can potentially cause a voltage spike at \( V_{IN} \), large enough to damage the part. For more information, see Application Note 88.

When choosing the input and output ceramic capacitors, choose the X5R or X7R dielectric formulations. These dielectrics have the best temperature and voltage characteristics of all the ceramics for a given value and size.
APPLICATIONS INFORMATION

Setting the Output Voltage

The LTC3606B regulates the V_FB pin to 0.6V during regulation. Thus, the output voltage is set by a resistive divider, Figure 2, according to the following formula:

\[ V_{OUT} = 0.6V \left(1 + \frac{R2}{R1}\right) \]  

(2)

Keeping the current small (<10μA) in these resistors maximizes efficiency, but making it too small may allow stray capacitance to cause noise problems or reduce the phase margin of the error amp loop.

To improve the frequency response of the main control loop, a feedback capacitor (C_F) may also be used. Great care should be taken to route the V_FB line away from noise sources, such as the inductor or the SW line.

Checking Transient Response

The regulator loop response can be checked by looking at the load transient response. Switching regulators take several cycles to respond to a step in load current. When a load step occurs, V_OUT immediately shifts by an amount equal to I_LOAD • ESR, where ESR is the effective series resistance of C_OUT. I_LOAD also begins to charge or discharge C_OUT generating a feedback error signal used by the regulator to return V_OUT to its steady-state value. During this recovery time, V_OUT can be monitored for overshoot or ringing that would indicate a stability problem.

The initial output voltage step may not be within the bandwidth of the feedback loop, so the standard second order overshoot/DC ratio cannot be used to determine the phase margin. In addition, feedback capacitors (C_F) can be added to improve the high frequency response, as shown in Figure 2. Capacitor C_F provides phase lead by creating a high frequency zero with R2 which improves the phase margin.

Efficiency Considerations

The percent efficiency of a switching regulator is equal to the output power divided by the input power times 100%. It is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most improvement. Percent efficiency can be expressed as:

\[ \% \text{Efficiency} = 100\% - (L1 + L2 + L3 + ...) \]

where L1, L2, etc., are the individual losses as a percentage of input power.

Although all dissipative elements in the circuit produce losses, four sources usually account for the losses in LTC3606B circuits: 1) V_IN quiescent current, 2) switching losses, 3) I^2R losses, 4) other system losses.

1. The V_IN current is the DC supply current given in the Electrical Characteristics which excludes MOSFET driver and control currents. V_IN current results in a small (<0.1%) loss that increases with V_IN, even at no load.
2. The switching current is the sum of the MOSFET driver and control currents. The MOSFET driver current results from switching the gate capacitance of the power MOSFETs. Each time a MOSFET gate is switched from low to high to low again, a packet of charge \( \Delta Q \) moves from \( V_{IN} \) to ground. The resulting \( \Delta Q/\Delta t \) is a current out of \( V_{IN} \) that is typically much larger than the DC bias current. In continuous mode, \( I_{GATECHG} = f_o(Q_T + Q_B) \), where \( Q_T \) and \( Q_B \) are the gate charges of the internal top and bottom MOSFET switches. The gate charge losses are proportional to \( V_{IN} \) and thus their effects will be more pronounced at higher supply voltages.

3. \( I^2R \) losses are calculated from the DC resistances of the internal switches, \( R_{SW} \), and external inductor, \( R_L \). In continuous mode, the average output current flows through inductor \( L \), but is “chopped” between the internal top and bottom switches. Thus, the series resistance looking into the SW pin is a function of both top and bottom MOSFET \( R_{DS(ON)} \) and the duty cycle (DC) as follows:

\[
R_{SW} = (R_{DS(ON)TOP}) \cdot (DC) + (R_{DS(ON)BOT}) \cdot (1– DC)
\]

The \( R_{DS(ON)} \) for both the top and bottom MOSFETs can be obtained from the Typical Performance Characteristics curves. Thus, to obtain \( I^2R \) losses:

\[
I^2R \text{ losses} = I_{OUT}^2 \cdot (R_{SW} + R_L)
\]

4. Other “hidden” losses, such as copper trace and internal battery resistances, can account for additional efficiency degradations in portable systems. It is very important to include these “system” level losses in the design of a system. The internal battery and fuse resistance losses can be minimized by making sure that \( C_{IN} \) has adequate charge storage and very low ESR at the switching frequency. Other losses, including diode conduction losses during dead-time, and inductor core losses, generally account for less than 2% total additional loss.

**Thermal Considerations**

In a majority of applications, the LTC3606B does not dissipate much heat due to its high efficiency. In the unlikely event that the junction temperature somehow reaches approximately 150°C, both power switches will be turned off and the SW node will become high impedance. The goal of the following thermal analysis is to determine whether the power dissipated causes enough temperature rise to exceed the maximum junction temperature (125°C) of the part. The temperature rise is given by:

\[
T_{RISE} = P_D \cdot \theta_{JA}
\]

where \( P_D \) is the power dissipated by the regulator and \( \theta_{JA} \) is the thermal resistance from the junction of the die to the ambient temperature. The junction temperature, \( T_J \), is given by:

\[
T_J = T_{RISE} + T_{AMBIENT}
\]

As a worst-case example, consider the case when the LTC3606B is in dropout at an input voltage of 2.7V with a load current of 800mA and an ambient temperature of 70°C. From the Typical Performance Characteristics graph of Switch Resistance, the \( R_{DS(ON)} \) of the switch is 0.33Ω. Therefore, the power dissipated is:

\[
P_D = I_{OUT}^2 \cdot R_{DS(ON)} = 212mV
\]

Given that the thermal resistance of a properly soldered DFN package is approximately 40°C/W, the junction temperature of an LTC3606B device operating in a 70°C ambient temperature is approximately:

\[
T_J = (0.212W \cdot 40°C/W) + 70°C = 78.5°C
\]

which is well below the absolute maximum junction temperature of 125°C.
APPLICATIONS INFORMATION

PC Board Layout Considerations

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the LTC3606B. These items are also illustrated graphically in the layout diagrams of Figures 3a and 3b. Check the following in your layout:

1. Does the capacitor $C_{IN}$ connect to the power $V_{IN}$ (Pin 5) and GND (Pin 9) as closely as possible? This capacitor provides the AC current of the internal power MOSFETs and their drivers.

2. Are the respective $C_{OUT}$ and $L$ closely connected? The (–) plate of $C_{OUT}$ returns current to GND and the (–) plate of $C_{IN}$.

3. The resistor divider, $R_1$ and $R_2$, must be connected between the (+) plate of $C_{OUT}$ and a ground sense line terminated near GND (Pin 9). The feedback signal $V_{FB}$ should be routed away from noisy components and traces, such as the SW line (Pin 4), and their trace length should be minimized.

4. Keep sensitive components away from the SW pin, if possible. The input capacitor $C_{IN}$, $C_{LIM}$ and the resistors $R_1$, $R_2$, and $R_{LIM}$ should be routed away from the SW traces and the inductors.

5. A ground plane is preferred, but if not available, keep the signal and power grounds segregated with small signal components returning to the GND pin at a single point. These ground traces should not share the high current path of $C_{IN}$ or $C_{OUT}$.

6. Flood all unused areas on all layers with copper. Flooding with copper will reduce the temperature rise of power components. These copper areas should be connected to $V_{IN}$ or GND.

![LTC3606B Layout Diagram](image-url)

Figure 3a. LTC3606B Layout Diagram (See Board Layout Checklist)
Figure 3b. LTC3606B Suggested Layout
As a design example, consider using the LTC3606B in a USB-GSM application, with $V_{IN} = 5\text{V}$, $I_{IN\text{MAX}} = 500\text{mA}$, with the output charging a SuperCap of 4.4mF. The load requires 800mA in active mode and 1mA in standby mode. The output voltage $V_{OUT} = 3.4\text{V}$.

First, calculate the inductor value for about 40% ripple current (320mA in this example) at maximum $V_{IN}$. Using a derivation of Equation (1):

$$L_1 = \frac{3.4\text{V}}{2.25\text{MHz} \cdot (320\text{mA})} \cdot \left(1 - \frac{3.4\text{V}}{5\text{V}}\right) = 1.51\, \mu\text{H}$$

For the inductor, use the closest standard value of 1.5$\mu\text{H}$.

The 4.4mF supercaps are used to deliver the required 2A pulses to power the RF power amplifiers, while the LTC3606B recharges the supercap after the pulse ends, see Figure 4c. As for the input capacitor, a typical value of $C_{IN} = 10\, \mu\text{F}$ should suffice, if the source impedance is very low.

The feedback resistors program the output voltage. To maintain high efficiency at light loads, the current in these resistors should be kept small. Choosing 10mA with the 0.6V feedback voltage makes $R_1 \sim 60\, \text{k}$Ω. A close standard 1% resistor is 59$\, \text{k}$Ω. Using Equation (2):

$$R_2 = \left(\frac{V_{OUT}}{0.6} - 1\right) \cdot R_1 = 276\, \text{k}, 280\, \text{k for 1%}$$

A feedforward capacitor is not used since the 4.4mF SuperCap will inhibit any fast output voltage transients. Figure 4 shows the complete schematic for this example, along with the efficiency curve and transient response. Input current limit is set at 475mA average current, $R_{LIM} = 116\, \text{k}$Ω, $C_{LIM} = 2200\, \text{pF}$. See Programming Input Current Limit section for selecting $R_{LIM}$ and Selection of $C_{LIM}$ Capacitance section for $C_{LIM}$.

![Figure 4a. Design Example Circuit](image-url)
Figure 4b. Efficiency vs Output Current

Figure 4c. Transient Response
**PACKAGE DESCRIPTION**

**DD Package**

8-Lead Plastic DFN (3mm x 3mm)

(Reference LTC DWG # 05-08-1698)

---

**NOTE:**

1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE M0-229 VARIATION OF (WEED-1)
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON TOP AND BOTTOM OF PACKAGE

---

**PACKAGING DIMENSIONS:**

- **Package Outline:**
  - 3.5 ±0.05
  - 2.10 ±0.05 (2 SIDES)
  - 1.65 ±0.05 (2 SIDES)
- **Recommended Solder Pad Pitch and Dimensions:**
  - 2.38 ±0.05
- **Pin 1 Top Mark (Note B):**
  - 0.200 REF
- **Bottom View—Exposed Pad:**
  - 0.25 ±0.05
  - 0.75 ±0.05
  - 0.00 – 0.05
  - 2.38 ±0.05
  - 0.50 BSC
  - 0.70 ±0.05
  - 1.65 ±0.05 (2 SIDES)

---

**Recommended Solder Pad Pitch and Dimensions: Apply solder mask to areas that are not soldered.**

---

**REF:**

DD8 DFN 0509 REV C
## REVISION HISTORY

<table>
<thead>
<tr>
<th>REV</th>
<th>DATE</th>
<th>DESCRIPTION</th>
<th>PAGE NUMBER</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>3/10</td>
<td>Changes to Electrical Characteristics</td>
<td>3</td>
</tr>
<tr>
<td>B</td>
<td>8/12</td>
<td>Changed 750μs to 950μs in the Soft-Start section</td>
<td>7</td>
</tr>
</tbody>
</table>
800mA Buck Converter, I_LIM = 500mA

800mA Buck Converter, I_LIM = 475mA or Disabled

RELATED PARTS

<table>
<thead>
<tr>
<th>PART NUMBER</th>
<th>DESCRIPTION</th>
<th>COMMENTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>LTC3619/LTC3619B</td>
<td>Dual 400mA and 800mA I_OUT, 2.25MHz, Synchronous Step-Down DC/DC Converter</td>
<td>95% Efficiency, V_IN(MIN) = 2.5V, V_IN(MAX) = 5.5V, V_OUT(MIN) = 0.6V, I_O = 50μA, I_SD &lt; 1μA, MS10E, 3mm × 3mm DFN-10</td>
</tr>
<tr>
<td>LTC3127</td>
<td>1.2A I_OUT, 1.6MHz, Synchronous Buck-Boost DC/DC Converter with Adjustable Input Current Limit</td>
<td>94% Efficiency, V_IN(MIN) = 1.8V, V_IN(MAX) = 5.5V, V_OUT(MAX) = 5.25V, I_O = 18μA, I_SD &lt; 1μA, 3mm × 3mm DFN-MSOP10E</td>
</tr>
<tr>
<td>LTC3125</td>
<td>1.2A I_OUT, 1.6MHz, Synchronous Boost DC/DC Converter with Adjustable Input Current Limit</td>
<td>94% Efficiency, V_IN(MIN) = 1.8V, V_IN(MAX) = 5.5V, V_OUT(MAX) = 5.25V, I_O = 15μA, I_SD &lt; 1μA, 2mm × 3mm DFN-8</td>
</tr>
<tr>
<td>LTC3417A/LTC3417A-2</td>
<td>Dual 1.5A/1A, 4MHz, Synchronous Step-Down DC/DC Converter</td>
<td>95% Efficiency, V_IN(MIN) = 2.3V, V_IN(MAX) = 5.5V, V_OUT(MAX) = 0.8V, I_O = 125μA, I_SD = &lt;1μA, TSSOP-16E, 3mm × 5mm DFN-16</td>
</tr>
<tr>
<td>LTC3407A/LTC3407A-2</td>
<td>Dual 600mA/600mA, 1.5MHz, Synchronous Step-Down DC/DC Converter</td>
<td>95% Efficiency, V_IN(MIN) = 2.5V, V_IN(MAX) = 5.5V, V_OUT(MIN) = 0.6V, I_O = 40μA, I_SD = &lt;1μA, MS10E, 3mm × 3mm DFN-10</td>
</tr>
<tr>
<td>LTC3548/LTC3548-1/LTC3548-2</td>
<td>Dual 400mA and 800mA I_OUT, 2.25MHz, Synchronous Step-Down DC/DC Converter</td>
<td>95% Efficiency, V_IN(MIN) = 2.5V, V_IN(MAX) = 5.5V, V_OUT(MIN) = 0.6V, I_O = 40μA, I_SD = &lt;1μA, MS10E, 3mm × 3mm DFN-10</td>
</tr>
<tr>
<td>LTC3546</td>
<td>Dual 3A/1A, 4MHz, Synchronous Step-Down DC/DC Converter</td>
<td>95% Efficiency, V_IN(MIN) = 2.3V, V_IN(MAX) = 5.5V, V_OUT(MIN) = 0.6V, I_O = 160μA, I_SD = &lt;1μA, 4mm × 5mm QFN-28</td>
</tr>
</tbody>
</table>