**FEATURES**

- Dual High Efficiency DC/DC Converters:
  - Buck-Boost ($V_{OUT}$: 2.2V to 5.25V, $I_{OUT}$: 400mA for $V_{IN} > 3V$, $V_{OUT} = 3.3V$)
  - Buck ($V_{OUT}$: 0.6V to $V_{IN}$, $I_{OUT}$: 200mA)
- 2.4V to 5.5V Input Voltage Range
- Pin Selectable Burst Mode® Operation
- 25μA Total Quiescent Current for Both Converters in Burst Mode Operation
- Independent Power Good Indicator Outputs
- Integrated Soft-Start
- Thermal and Overcurrent Protection
- <1μA Quiescent Current in Shutdown
- Small 0.75mm × 3mm × 3mm QFN Package

**APPLICATIONS**

- Flash-Based MP3 Players
- Medical Instruments
- Digital Cameras
- PDA, Handheld PCs
- Personal Navigation Devices

**DESCRIPTION**

The LTC®3522 combines a 400mA buck-boost DC/DC converter with a 200mA synchronous buck DC/DC converter in a tiny 3mm × 3mm package. The 1MHz switching frequency minimizes the solution footprint while maintaining high efficiency. Both converters feature internal soft-start and compensation, simplifying the design process.

The buck converter is current mode controlled and utilizes an internal synchronous rectifier for high efficiency. The buck converter supports 100% duty cycle operation to extend battery life. If the PWM pin is held low, the buck converter automatically transitions from Burst Mode operation to PWM mode. With the PWM pin held high, the buck converter remains in low noise, 1MHz PWM mode.

The buck-boost converter provides continuous conduction operation to maximize efficiency and minimize noise. At light loads, the buck-boost converter can be placed in Burst Mode operation to improve efficiency and reduce no-load standby current.

The LTC3522 provides a 1μA shutdown mode, overtemperature shutdown and current limit protection on both converters. The LTC3522 is available in a 16-pin low profile 3mm × 3mm QFN package.
### Absolute Maximum Ratings

(Note 1)

- \( PV_{IN1} \), \( PV_{IN2} \) Voltage: \(-0.3\) V to 6 V
- \( SW1A \), \( SW1B \), \( SW2 \) Voltage
  - DC: \(-0.3\) V to 6 V
  - Pulsed < 100 ns: \(-1\) V to 7 V
- Voltage, All Other Pins: \(-0.3\) V to 6 V

Operating Temperature Range (Note 2): \(-40°C \) to 85°C

Maximum Junction Temperature (Note 5): 125°C

Storage Temperature Range: \(-65°C \) to 125°C

### Electrical Characteristics

- The \( \bullet \) denotes the specifications which apply over the full operating temperature range, otherwise specifications are at \( T_A = 25°C \). \( PV_{IN1} = PV_{IN2} = 3.6\) V, \( V_{OUT1} = 3.3\) V unless otherwise noted.

#### Parameters

- **Input Voltage**: Min: 2.4, TYP: 5.5, Max: V
- **Quiescent Current—Shutdown**: \( V_{SHDN1} = V_{SHDN2} = 0\) V
- **Burst Mode Quiescent Current**: \( V_{FB1} = 1.1\) V, \( V_{FB2} = 0.66\) V, \( V_{PWM} = 0\) V
- **Oscillator Frequency**: Min: 0.8, TYP: 1.07, Max: 1.33 MHz
- **SHDN1, SHDN2, PWM Input High Voltage**: Min: 1.4
- **SHDN1, SHDN2, PWM Input Low Voltage**: Min: 0.4 V
- **Power Good Outputs Low Voltage**: \( I_{PGOOD1} = I_{PGOOD2} = 1\) mA
- **Power Good Outputs Leakage**: \( V_{PGOOD1} = V_{PGOOD2} = 5.5\) V
- **Buck Converter**
  - **PMOS Switch Resistance**: Min: 0.41, Max: \( \Omega \)
  - **NMOS Switch Resistance**: Min: 0.34, Max: \( \Omega \)
  - **NMOS Switch Leakage**: \( V_{SW2} = 5\) V, \( PV_{IN1} = PV_{IN2} = 5\) V
  - **PMOS Switch Leakage**: \( V_{SW2} = 0\) V, \( PV_{IN1} = PV_{IN2} = 5\) V
  - **Feedback Voltage**: Min: 0.582, TYP: 0.594, Max: 0.606 V
  - **Feedback Input Current**: Min: 1, Max: 50 mA
  - **Peak Current Limit**: Min: 300, Max: 400 mA

### Pin Configuration

- **Top View**
- **UD Package**
- 16-Lead (3mm × 3mm) Plastic QFN

\( T_{J,\text{MAX}} = 125°C \), \( r_{JA} = 68°C/W \)

Exposed pad (PIN 17) is GND and must be soldered to PCB ground.
**ELECTRICAL CHARACTERISTICS**

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. PVIN1 = PVIN2 = 3.6V, VOUT1 = 3.3V unless otherwise noted.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Maximum Duty Cycle</td>
<td>V_FB2 = 0.54V</td>
<td>●</td>
<td>100</td>
<td></td>
<td>%</td>
</tr>
<tr>
<td>Minimum Duty Cycle</td>
<td>V_FB2 = 0.66V</td>
<td>●</td>
<td>0</td>
<td></td>
<td>%</td>
</tr>
<tr>
<td>PGOOD Threshold</td>
<td>V_FB2 Falling</td>
<td>-11.3</td>
<td>-7.7</td>
<td>-4.1</td>
<td>%</td>
</tr>
<tr>
<td>Power Good Hysteresis</td>
<td></td>
<td>2.5</td>
<td></td>
<td></td>
<td>%</td>
</tr>
</tbody>
</table>

**Buck-Boost Converter**

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Output Voltage</td>
<td>●</td>
<td>2.2</td>
<td>5.25</td>
<td>V</td>
</tr>
<tr>
<td>PMOS Switch Resistance</td>
<td>0.29</td>
<td></td>
<td></td>
<td>Ω</td>
</tr>
<tr>
<td>NMOS Switch Resistance</td>
<td>0.22</td>
<td></td>
<td></td>
<td>Ω</td>
</tr>
<tr>
<td>NMOS Switch Leakage</td>
<td>V_SW1A = V_SW1B = 5V, PVIN1 = PVIN2 = 5V</td>
<td>0.1</td>
<td>5</td>
<td>μA</td>
</tr>
<tr>
<td>PMOS Switch Leakage</td>
<td>V_SW1A = V_SW1B = 0V, PVIN1 = PVIN2 = 5V</td>
<td>0.1</td>
<td>10</td>
<td>μA</td>
</tr>
<tr>
<td>Feedback Voltage</td>
<td>●</td>
<td>0.97</td>
<td>1</td>
<td>1.03</td>
</tr>
<tr>
<td>Feedback Input Current</td>
<td>1</td>
<td>50</td>
<td></td>
<td>nA</td>
</tr>
<tr>
<td>Average Current Limit</td>
<td>(Note 3)</td>
<td>0.65</td>
<td>0.85</td>
<td>A</td>
</tr>
<tr>
<td>Burst Mode Current Limit</td>
<td>(Note 3)</td>
<td>230</td>
<td>340</td>
<td>mA</td>
</tr>
<tr>
<td>Reverse Current Limit</td>
<td>(Note 3)</td>
<td>250</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>Maximum Duty Cycle</td>
<td>V_FB1 = 0.9V</td>
<td>●</td>
<td>70</td>
<td>80</td>
</tr>
<tr>
<td>Minimum Duty Cycle</td>
<td>V_FB1 = 1.1V</td>
<td>●</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>PGOOD Threshold</td>
<td>V_FB1 Falling</td>
<td>-12</td>
<td>-10</td>
<td>-8</td>
</tr>
<tr>
<td>Power Good Hysteresis</td>
<td></td>
<td>2.5</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** The LTC3522 is guaranteed to meet performance specifications from 0°C to 85°C. Specifications over the –40°C to 85°C operating temperature range are assured by design, characterization and correlation with statistical process controls.

**Note 3:** Current measurements are performed when the LTC3522 is not switching. The current limit values in operation will be somewhat higher due to the propagation delay of the comparators.

**Note 4:** The LTC3522 is tested in a proprietary non-switching test mode that connects each FB pin to the output of the respective error amplifier.

**Note 5:** This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed 125°C when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.
TYPICAL PERFORMANCE CHARACTERISTICS

(T_A = 25°C unless otherwise noted)

Buck-Boost Efficiency, Li-Ion to 3.3V

Buck Efficiency, Li-Ion to 2.5V

Buck Efficiency, Li-Ion to 1.8V

Buck Burst Mode Threshold

Buck-Boost Switch R_{DS(ON)}

Buck Switch R_{DS(ON)}

Switching Frequency vs Temperature

Switching Frequency vs V_IN
TYPICAL PERFORMANCE CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Buck-Boost Feedback Voltage vs Temperature

Buck Feedback Voltage vs Temperature

Buck-Boost Maximum Load Current, Burst Mode Operation

No Load Quiescent Current vs V_IN

Buck-Boost Maximum Load Current, PWM Mode

Buck-Boost Burst to PWM Transition

Buck-Boost Load Step, 0mA to 300mA

Buck Load Step, PWM Mode, 5mA to 200mA

Buck Load Step, Burst Mode Operation, 5mA to 200mA
FB2 (Pin 1): Feedback Voltage for the Buck Converter Derived from a Resistor Divider on the Buck Output Voltage. The buck output voltage is given by the following equation where \( R1 \) is a resistor between FB2 and ground and \( R2 \) is a resistor between FB2 and the buck output voltage:

\[
V_{OUT} = 0.594V \left(1 + \frac{R2}{R1}\right)
\]

PWM (Pin 2): Logic Input Used to Choose Between Burst and PWM Mode Operation for Both Converters. This pin cannot be left floating.

- **PWM = Low:** Burst Mode operation is enabled on both converters. The buck converter will operate in Burst Mode operation at light current but will automatically transition to PWM operation at higher currents. The buck converter can supply its maximum output current (200mA) in this mode. The buck-boost converter will operate in variable frequency mode and can only supply a reduced load current (typically 50mA).
- **PWM = High:** Both converters are forced into low noise 1MHz PWM mode operation. The buck converter will remain at constant frequency operation until its minimum on-time is reached. The buck-boost converter will remain in PWM mode at all load currents.

GND (Pin 3): Small-Signal Ground Used as a Ground Reference for the Internal Circuitry of the LTC3522.

PGOOD2 (Pin 4): This pin is an open-drain output which will only pull low if the buck converter is enabled and one or more of the following conditions occurs: the buck output voltage is out of regulation, the part is in overtemperature shutdown or the part is in undervoltage lockout.

FB1 (Pin 5): Feedback Voltage for the Buck-Boost Converter Derived from a Resistor Divider on the Buck-Boost Output Voltage. The buck-boost output voltage is given by the following equation where \( R1 \) is a resistor between FB1 and ground and \( R2 \) is a resistor between FB1 and the buck-boost output voltage:

\[
V_{OUT} = 1V \left(1 + \frac{R2}{R1}\right)
\]

PGOOD1 (Pin 6): This pin is an open-drain output which will only pull low if the buck-boost converter is enabled and one or more of the following conditions occurs: the buck-boost output voltage is out of regulation, the part is in overtemperature shutdown, the part is in undervoltage lockout or the buck-boost converter is in current limit. See the Operation section of this data sheet for details on the functionality of this pin in PWM mode.

SHDN1 (Pin 7): Buck-Boost Active-Low Shutdown Pin. Forcing this pin above 1.4V enables the buck-boost converter. Forcing this pin below 0.4V disables the buck-boost converter. This pin cannot be left floating.

PVIN1 (Pin 8): High Current Power Supply Connection Used to Supply Switch A of the Buck-Boost Converter. This pin should be bypassed by a 4.7\( \mu F \) or larger ceramic capacitor. The bypass capacitor should be placed as close to the pin as possible and should have a short return path to ground. Pins PVIN1 and PVIN2 must be connected together in the application circuit.

PGND2 (Pin 9): High Current Ground Connection for the Buck-Boost Switch C. The PCB trace connecting this pin to ground should be made as short and wide as possible.
PIN FUNCTIONS

SW1B (Pin 10): Buck-Boost Switch Node That Must be Connected to One Side of the Buck-Boost Inductor.

SW1A (Pin 11): Buck-Boost Switch Node That Must be Connected to One Side of the Buck-Boost Inductor.

VOUT1 (Pin 12): Buck-Boost Output Voltage Node. This pin should be connected to a low ESR output capacitor. The capacitor should be placed as close to the IC as possible and should have a short return to ground.

PGND1 (Pin 13): High Current Ground Connection for Buck-Boost Switch B and the Buck Converter Synchronous Rectifier. The PCB trace connecting this pin to ground should be made as short and wide as possible.

SW2 (Pin 14): Buck Converter Switch Node That Must be Connected to the Buck Inductor.

PVIN2 (Pin 15): High Current Power Supply Connection Used to Supply the Buck Converter Power Switch. In addition this pin is the supply pin for the internal circuitry of the LTC3522. This pin should be bypassed by a 4.7μF or larger ceramic capacitor. The bypass capacitor should be placed as close to the pin as possible and should have a short return path to ground. Pins PVIN1 and PVIN2 must be connected together in the application circuit.

SHDN2 (Pin 16): Buck Active-Low Shutdown Pin. Forcing this pin above 1.4V enables the buck converter. Forcing this pin below 0.4V disables the buck converter. This pin cannot be left floating.

Exposed Pad (Pin 17): The Exposed Pad must be electrically connected to ground. Pins PGND1, PGND2, GND, and the Exposed Pad must be connected together in the application circuit.
*PV_{IN1} AND PV_{IN2} MUST BE CONNECTED TOGETHER IN THE APPLICATION.
**OPERATION**

The LTC3522 combines a synchronous buck DC/DC converter and a 4-switch buck-boost DC/DC converter in a single 3mm × 3mm QFN package. The buck-boost converter utilizes a proprietary switching algorithm which allows its output voltage to be regulated above, below or equal to the input voltage. The buck converter provides a high efficiency lower voltage output and supports 100% duty cycle operation to extend battery life. In Burst Mode operation, the combined quiescent current for both converters is reduced to 25μA. Both converters operate from the same internal 1MHz oscillator.

**BUCK CONVERTER OPERATION**

**PWM Mode Operation**

When the PWM pin is held high, the LTC3522 buck converter uses a constant frequency, current mode control architecture. Both the main (P-channel MOSFET) and synchronous rectifier (N-channel MOSFET) switches are internal. At the start of each oscillator cycle, the P-channel switch is turned on and remains on until the current waveform with superimposed slope compensation ramp exceeds the error amplifier output. At this point, the synchronous rectifier is turned on and remains on until the inductor current falls to zero or a new switching cycle is initiated. As a result, the buck converter operates with discontinuous inductor current at light loads which improves efficiency. At extremely light loads, the minimum on-time of the main switch will be reached and the buck converter will begin turning off for multiple cycles in order to maintain regulation.

**Burst Mode Operation**

When the PWM pin is forced low, the buck converter will automatically transition between Burst Mode operation at sufficiently light loads (below approximately 10mA) and PWM mode at heavier loads. Burst Mode entry is determined by the peak inductor current and therefore the load current at which Burst Mode operation will be entered depends on the input voltage, the output voltage and the inductor value. Typical curves for Burst Mode entry threshold are provided in the Typical Performance Characteristics section of this data sheet. Under dropout and near dropout conditions, Burst Mode operation will not be entered.

**Dropout Operation**

As the input voltage decreases to a value approaching the output regulation voltage, the duty cycle increases toward the maximum on-time. Further reduction of the supply voltage will force the main switch to remain on for more than one cycle until 100% duty cycle operation is reached where the main switch remains on continuously. In this dropout state, the output voltage will be determined by the input voltage less the resistive voltage drop across the main switch and series resistance of the inductor.

**Slope Compensation**

Current mode control requires the use of slope compensation to prevent sub-harmonic oscillations in the inductor current waveform at high duty cycle operation. This is accomplished internally on the LTC3522 through the addition of a compensating ramp to the current sense signal. In some current mode ICs, current limiting is performed by clamping the error amplifier voltage to a fixed maximum. This leads to a reduced output current capability at low step-down ratios. In contrast, the LTC3522 performs current limiting prior to addition of the slope compensation ramp and therefore achieves a peak inductor current limit that is independent of duty cycle.

**Short-Circuit Protection**

When the output is shorted to ground, the error amplifier will saturate high and the P-channel MOSFET switch will turn on at the start of each cycle and remain on until the current limit trips. During this minimum on-time, the inductor current will increase rapidly and will decrease very slowly during the remainder of the period due to the very small reverse voltage produced by a hard output short. To eliminate the possibility of inductor current runaway in this situation, the buck converter switching frequency is reduced to approximately 250kHz when the voltage on FB2 falls below 0.3V.
**LTC3522**

**OPERATION**

**Soft-Start**
The buck converter has an internal voltage mode soft-start circuit with a nominal duration of 600μs. The converter remains in regulation during soft-start and will therefore respond to output load transients which occur during this time. In addition, the output voltage rise time has minimal dependency on the size of the output capacitor or load current.

**Error Amplifier and Compensation**
The LTC3522 buck converter utilizes an internal transconductance error amplifier. Compensation of the feedback loop is performed internally to reduce the size of the application circuit and simplify the design process. The compensation network has been designed to allow use of a wide range of output capacitors while simultaneously ensuring rapid response to load transients.

**PGOOD2 Comparator**
The PGOOD2 pin is an open-drain output which indicates the status of the buck converter. If the buck output voltage falls 7.7% below the regulation voltage, the PGOOD2 open-drain output will pull low. The output voltage must rise 2.5% above the falling threshold before the pull-down will turn off. In addition, there is a 60μs typical deglitching delay in the flag in order to prevent false trips due to voltage transients on load steps. The PGOOD2 output will also pull low during overtemperature shutdown and undervoltage lockout to indicate these fault conditions. The PGOOD2 output is only active if the buck converter is enabled.

**BUCK-BOOST CONVERTER OPERATION**

**PWM Mode Operation**
When the PWM pin is held high, the LTC3522 buck-boost converter operates in a constant frequency PWM mode with voltage mode control. A proprietary switching algorithm allows the converter to switch between buck, buck-boost and boost modes without discontinuity in inductor current or loop characteristics. The switch topology for the buck-boost converter is shown in Figure 1.

![Figure 1. Buck-Boost Switch Topology](image)

When the input voltage is significantly greater than the output voltage, the buck-boost converter operates in buck mode. Switch D turns on continuously and switch C remains off. Switches A and B are pulse width modulated to produce the required duty cycle to support the output regulation voltage. As the input voltage decreases, switch A remains on for a larger portion of the switching cycle. When the duty cycle reaches approximately 85%, the switch pair AC begins turning on for a small fraction of the switching period. As the input voltage decreases further, the AC switch pair remains on for longer durations and the duration of the BD phase decreases proportionally. As the input voltage drops below the output voltage, the AC phase will eventually increase to the point that there is no longer any BD phase. At this point, switch A remains on continuously while switch pair CD is pulse width modulated to obtain the desired output voltage. At this point, the converter is operating solely in boost mode.

This switching algorithm provides a seamless transition between operating modes and eliminates discontinuities in average inductor current, inductor current ripple, and loop transfer function throughout all three operational modes. These advantages result in increased efficiency and stability in comparison to the traditional 4-switch buck-boost converter.

**Error Amplifier and Compensation**
The buck-boost converter utilizes a voltage mode error amplifier with an internal compensation network as shown in Figure 2.

Notice that resistor R2 of the external resistor divider network plays an integral role in determining the frequency...
The ratio of R2 to R1 must be set to program the desired output voltage but this still allows the value of R2 to be adjusted to optimize the transient response of the converter. Increasing the value of R2 generally leads to greater stability at the expense of reduced transient response speed. Increasing the value of R2 can yield substantial transient response improvement in cases where the phase margin has been reduced due to the use of a small value output capacitor or a large inductance (particularly with large boost step-up ratios). Conversely, decreasing the value of R2 increases the loop bandwidth which can improve the speed of the converter's transient response. This can be useful in improving the transient response if a large valued output capacitor is utilized. In this case, the increased bandwidth created by decreasing R2 is used to counteract the reduced converter bandwidth caused by the large output capacitor.

Current Limit Operation
The buck-boost converter has two current limit circuits. The primary current limit is an average current limit circuit which injects an amount of current into the feedback node which is proportional to the extent that the switch A current exceeds the current limit value. Due to the high gain of this loop, the injected current forces the error amplifier output to decrease until the average current through switch A decreases approximately to the current limit value. The average current limit utilizes the error amplifier in an active state and thereby provides a smooth recovery with little overshoot once the current limit fault condition is removed. Since the current limit is based on the average current through switch A, the peak inductor current in current limit will have a dependency on the duty cycle (i.e., on the input and output voltages in the overcurrent condition).

The speed of the average current limit circuit is limited by the dynamics of the error amplifier. On a hard output short, it would be possible for the inductor current to increase substantially beyond current limit before the average current limit circuit would react. For this reason, there is a second current limit circuit which turns off switch A if the current ever exceeds approximately 165% of the average current limit value. This provides additional protection in the case of an instantaneous hard output short.

Reverse Current Limit
The reverse current comparator on switch D monitors the inductor current entering $V_{OUT1}$. When this current exceeds 250mA (typical) switch D will be turned off for the remainder of the switching cycle.

Burst Mode Operation
With the PWM pin held low, the buck-boost converter operates utilizing a variable frequency switching algorithm designed to improve efficiency at light load and reduce the standby current at zero load. In Burst Mode operation, the inductor is charged with fixed peak amplitude current pulses. These current pulses are repeated as often as necessary to maintain the output regulation voltage. The typical output current which can be supplied in Burst Mode operation is dependent upon the input and output voltage as given by the following formula:

$$I_{OUT(MAX),BURST} = \frac{0.11 \cdot V_{IN}}{V_{IN} + V_{OUT}} \text{ (A)}$$

In Burst Mode operation, the error amplifier is not used but is instead placed in a low current standby mode to reduce supply current and improve light load efficiency.

Soft-Start
The buck-boost converter has an internal voltage mode soft-start circuit with a nominal duration of 600μs. The converter remains in regulation during soft-start and will therefore respond to output load transients that occur during this time. In addition, the output voltage rise time...
LTC3522

OPERATION

has minimal dependency on the size of the output capacitor or load. During soft-start, the buck-boost converter is forced into PWM operation regardless of the state of the PWM pin.

PGOOD1 Comparator

The PGOOD1 pin is an open-drain output which indicates the status of the buck-boost converter. In Burst Mode operation (PWM = Low), the PGOOD1 open-drain output will pull low when the output voltage falls 10% below the regulation voltage. There is approximately 2.5% hysteresis in this threshold when the output voltage is returning good. In addition, there is a 60μs typical deglitching delay to prevent false trips due to short duration voltage transients in response to load steps.

In PWM mode, operation of the PGOOD1 comparator is complicated by the fact that the feedback pin voltage is driven to the reference voltage independent of the output voltage through the action of the voltage mode error amplifier. Since the soft-start is voltage mode, the feedback voltage will track the output voltage correctly during soft-start, and the PGOOD1 output will correctly indicate the point at which the buck-boost attains regulation at the end of soft-start. Therefore, the PGOOD1 output can be utilized for sequencing purposes. Once in regulation, the feedback voltage will no longer track the output voltage and the PGOOD1 pin will not directly respond to a loss of regulation in the output. However, the only means by which a loss of regulation can occur is if the current limit has been reached thereby preventing the buck-boost converter from delivering the required output current.

In such cases, the occurrence of current limit will cause the PGOOD1 flag to fall indicating a fault state. There can be cases, however, when the buck-boost converter is continuously in current limit, causing the PGOOD1 output to pull low, but the output voltage still remains slightly above the PGOOD1 comparator trip point.

The PGOOD1 output also pulls low during overtemperature shutdown and undervoltage lockout. The PGOOD1 output is only active if the buck-boost converter is enabled.

COMMON FUNCTIONS

Thermal Shutdown

If the die temperature exceeds 150°C (typical) both converters will be disabled. All power devices will be turned off and all switch nodes will be high impedance. The soft-start circuits for both converters are reset during thermal shutdown to provide a smooth recovery once the overtemperature condition is eliminated. Both converters will restart (if enabled) when the die temperature drops to approximately 140°C.

Undervoltage Lockout

If the supply voltage decreases below 2.3V (typical) then both converters will be disabled and all power devices will be turned off. The soft-start circuits for both converters are reset during undervoltage lockout to provide a smooth restart once the input voltage rises above the undervoltage lockout threshold.
APPLICATIONS INFORMATION

The basic LTC3522 application circuit is shown as the typical application on the front page of this data sheet. The external component selection is determined by the desired output voltages, output currents and ripple voltage requirements of each particular application. However, basic guidelines and considerations for the design process are provided in this section.

Buck Inductor Selection

The choice of buck inductor value influences both the efficiency and the magnitude of the output voltage ripple. Larger inductance values will reduce inductor current ripple and will therefore lead to lower output voltage ripple. For a fixed DC resistance, a larger value inductor will yield higher efficiency by lowering the peak current to be closer to the average. However, a larger value inductor within the same family will generally have a greater series resistance, thereby offsetting this efficiency advantage.

Given a desired peak to peak current ripple, \( \Delta I_L \), the required inductance can be calculated via the following expression, where \( f \) represents the switching frequency in MHz:

\[
L = \frac{1}{f \Delta I_L} V_{\text{OUT}} \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}} \right) \quad (\mu\text{H})
\]

A reasonable choice for ripple current is \( \Delta I_L = 80\text{mA} \) which represents 40% of the maximum 200mA load current. The DC current rating of the inductor should be at least equal to the maximum load current plus half the ripple current in order to prevent core saturation and loss of efficiency during operation. To optimize efficiency the inductor should have a low series resistance.

In particularly space restricted applications it may be advantageous to use a much smaller value inductor at the expense of larger ripple current. In such cases, the converter will operate in discontinuous conduction for a wider range of output loads and efficiency will be reduced. In addition, there is a minimum inductance value required to maintain stability of the current loop (given the fixed internal slope compensation). Specifically, if the buck converter is going to be utilized at duty cycles over 40%, the inductance value must be at least \( L_{\text{MIN}} \) as given by the following equation:

\[
L_{\text{MIN}} = 2.5 \cdot V_{\text{OUT}} \quad (\mu\text{H})
\]

Table 1 depicts the minimum required inductance for several common output voltages.

Table 1. Buck Minimum Inductance

<table>
<thead>
<tr>
<th>OUTPUT VOLTAGE</th>
<th>MINIMUM INDUCTANCE</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.6V</td>
<td>1.5( \mu \text{H} )</td>
</tr>
<tr>
<td>0.8V</td>
<td>2.0( \mu \text{H} )</td>
</tr>
<tr>
<td>1.2V</td>
<td>3.0( \mu \text{H} )</td>
</tr>
<tr>
<td>2.0V</td>
<td>5.0( \mu \text{H} )</td>
</tr>
<tr>
<td>2.7V</td>
<td>6.8( \mu \text{H} )</td>
</tr>
<tr>
<td>3.3V</td>
<td>8.3( \mu \text{H} )</td>
</tr>
</tbody>
</table>

Buck Output Capacitor Selection

A low ESR output capacitor should be utilized at the buck output in order to minimize voltage ripple. Multi-layer ceramic capacitors are an excellent choice as they have low ESR and are available in small footprints. In addition to controlling the ripple magnitude, the value of the output capacitor also sets the loop crossover frequency and therefore can impact loop stability. There is both a minimum and maximum capacitance value required to ensure stability of the loop. If the output capacitance is too small, the loop cross-over frequency will increase to the point where switching delay and the high frequency parasitic poles of the error amplifier will degrade the phase margin. In addition, the wider bandwidth produced by a small output capacitor will make the loop more susceptible to switching noise. At the other extreme, if the output capacitor is too large, the cross-over frequency can decrease too far below the compensation zero and also lead to degraded phase margin. Table 2 provides a guideline for the range of allowable values of low ESR output capacitors. Larger value output capacitors can be accommodated provided they have sufficient ESR to stabilize the loop or by increasing the value of the feedforward capacitor in parallel with the upper resistor divider resistor.
Table 2. Buck Output Capacitor Range

<table>
<thead>
<tr>
<th>VOUT</th>
<th>CMIN</th>
<th>CMAX</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.6V</td>
<td>15μF</td>
<td>300μF</td>
</tr>
<tr>
<td>0.8V</td>
<td>15μF</td>
<td>230μF</td>
</tr>
<tr>
<td>1.2V</td>
<td>10μF</td>
<td>150μF</td>
</tr>
<tr>
<td>1.8V</td>
<td>6.8μF</td>
<td>90μF</td>
</tr>
<tr>
<td>2.7V</td>
<td>6.8μF</td>
<td>70μF</td>
</tr>
<tr>
<td>3.3V</td>
<td>6.8μF</td>
<td>50μF</td>
</tr>
</tbody>
</table>

Buck Input Capacitor Selection

The PV_IN2 pin provides current to the buck converter power switch and is also the supply pin for the IC’s internal circuitry. It is recommended that a low ESR ceramic capacitor with a value of at least 4.7μF be used to bypass this pin. The capacitor should be placed as close to the pin as possible and have a short return to ground.

Buck Output Voltage Programming

The output voltage is set by a resistive divider according to the following formula:

\[ V_{OUT} = 0.594V \left(1 + \frac{R2}{R1}\right) \]

The external divider is connected to the output as shown in Figure 3. It is recommended that a feedforward capacitor, C_FF, be placed in parallel with resistor R2 in order to improve the noise immunity of the feedback node. Table 3 provides the recommended resistor and feedforward capacitor combinations for common output voltage options.

Table 3. Buck Resistor Divider Values

<table>
<thead>
<tr>
<th>VOUT</th>
<th>R1</th>
<th>R2</th>
<th>C_FF</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.6V</td>
<td>–</td>
<td>0</td>
<td>–</td>
</tr>
<tr>
<td>0.8V</td>
<td>200k</td>
<td>69.8k</td>
<td>12pF</td>
</tr>
<tr>
<td>1.0V</td>
<td>118k</td>
<td>80.6k</td>
<td>12pF</td>
</tr>
<tr>
<td>1.2V</td>
<td>100k</td>
<td>102k</td>
<td>12pF</td>
</tr>
<tr>
<td>1.5V</td>
<td>78.7k</td>
<td>121k</td>
<td>12pF</td>
</tr>
<tr>
<td>1.8V</td>
<td>68.1k</td>
<td>137k</td>
<td>12pF</td>
</tr>
<tr>
<td>2.7V</td>
<td>63.4k</td>
<td>226k</td>
<td>18pF</td>
</tr>
<tr>
<td>3.3V</td>
<td>60.4k</td>
<td>274k</td>
<td>20pF</td>
</tr>
</tbody>
</table>

Buck-Boost Output Voltage Programming

The buck-boost output voltage is set by a resistive divider according to the following formula:

\[ V_{OUT} = 1V \left(1 + \frac{R2}{R1}\right) \]

The external divider is connected to the output as shown in Figure 4. The buck-boost converter utilizes voltage mode control and the value of R2 plays an integral role in the dynamics of the feedback loop. In general, a larger value for R2 will increase stability and reduce the speed of the transient response. A smaller value of R2 will reduce stability but increase the transient response speed. A good starting point is to choose R2 = 1M, and then calculate the required value of R1 to set the desired output voltage according to the formula given above. If a large output capacitor is used, the bandwidth of the converter is reduced. In such cases R2 can be reduced to improve the transient response while maintaining stability.
APPLICATIONS INFORMATION

response. If a large inductor or small output capacitor is utilized the loop will be less stable and the phase margin can be improved by increasing the value of R2.

Buck-Boost Inductor Selection

To achieve high efficiency, a low ESR inductor should be utilized for the buck-boost converter. The inductor must have a saturation rating greater than the worst case average inductor current plus half the ripple current. The peak-to-peak inductor current ripple will be larger in buck and boost mode than in the buck-boost region. The peak-to-peak inductor current ripple for each mode can be calculated from the following formulas, where f is the frequency in MHz and L is the inductance in μH:

\[ \Delta I_{P-P, BUCK} = \frac{1}{fL} \cdot \frac{V_{IN} (V_{OUT} - V_{IN})}{V_{IN}} \]
\[ \Delta I_{P-P, BOOST} = \frac{1}{fL} \cdot \frac{V_{IN} (V_{OUT} - V_{IN})}{V_{OUT}} \]

In addition to affecting output current ripple, the size of the inductor can also affect the stability of the feedback loop. In boost mode, the converter transfer function has a right half plane zero at a frequency that is inversely proportional to the value of the inductor. As a result, a large inductor can move this zero to a frequency that is low enough to degrade the phase margin of the feedback loop. It is recommended that the inductor value be chosen less than 10μH if the buck-boost converter is to be used in the boost region.

Buck-Boost Output Capacitor Selection

A low ESR output capacitor should be utilized at the buck-boost converter output in order to minimize output voltage ripple. Multi-layer ceramic capacitors are an excellent choice as they have low ESR and are available in small footprints. The capacitor should be chosen large enough to reduce the output voltage ripple to acceptable levels.

Neglecting the capacitor ESR and ESL, the peak-to-peak output voltage ripple can be calculated by the following formulas, where f is the frequency in MHz, C_{OUT} is the capacitance in μF, L is the inductance in μH and I_{LOAD} is the output current in Amps:

\[ \Delta V_{P-P, BOOST} = \frac{I_{LOAD} (V_{OUT} - V_{IN})}{C_{OUT} \cdot V_{OUT} \cdot f} \]
\[ \Delta V_{P-P, BUCK} = \frac{1}{8 \cdot L \cdot C_{OUT} \cdot f^2} \cdot \frac{(V_{IN} - V_{OUT})V_{OUT}}{V_{IN}} \]

Since the output current is discontinuous in boost mode, the ripple in this mode will generally be much larger than the magnitude of the ripple in buck mode. In addition to controlling the ripple magnitude, the value of the output capacitor also affects the location of the resonant frequency in the open loop converter transfer function. If the output capacitor is too small, the bandwidth of the converter will extend high enough to degrade the phase margin. To prevent this from happening, it is recommended that a minimum value of 4.7μF be used for the buck-boost output capacitor.

Buck-Boost Input Capacitor Selection

The supply current to the buck-boost converter is provided by the PV_{IN1} pin. It is recommended that a low ESR ceramic capacitor with a value of at least 4.7μF be located as close to this pin as possible.

Inductor Style and Core Material

Different inductor core materials and styles have an impact on the size and price of an inductor at any given peak current rating. Toroid or shielded pot cores in ferrite or permalloy materials are small and reduce emissions, but generally cost more than powdered iron core inductors with similar electrical characteristics. The choice of inductor style depends upon the price, sizing, and EMI requirements of a particular application. Table 4 provides a sampling
of inductors that are well suited to many LTC3522 buck converter applications.

Table 4. Representative Surface Mount Inductors

<table>
<thead>
<tr>
<th>MANUFACTURER</th>
<th>PART NUMBER</th>
<th>VALUE</th>
<th>MAX CURRENT</th>
<th>DCR</th>
<th>HEIGHT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Taiyo Yuden</td>
<td>NP035B-4R7M</td>
<td>4.7μH</td>
<td>1.2A</td>
<td>0.047Ω</td>
<td>1.8mm</td>
</tr>
<tr>
<td></td>
<td>NP035B-6R8M</td>
<td>6.8μH</td>
<td>1.0A</td>
<td>0.084Ω</td>
<td>1.8mm</td>
</tr>
<tr>
<td>Coilcraft</td>
<td>MSS6132-472ML</td>
<td>4.7μH</td>
<td>1.8A</td>
<td>0.056Ω</td>
<td>3.2mm</td>
</tr>
<tr>
<td></td>
<td>MSS6132-822ML</td>
<td>8.2μH</td>
<td>1.35A</td>
<td>0.070Ω</td>
<td>3.2mm</td>
</tr>
<tr>
<td>Sumida</td>
<td>CDRH2D14NP-4R7N</td>
<td>4.7μH</td>
<td>1.0A</td>
<td>0.135Ω</td>
<td>1.55mm</td>
</tr>
<tr>
<td></td>
<td>CDRH2D18/HPNP-4R7N</td>
<td>4.7μH</td>
<td>1.2A</td>
<td>0.110Ω</td>
<td>2.0mm</td>
</tr>
<tr>
<td></td>
<td>CDRH3D16NP-4R7N</td>
<td>4.7μH</td>
<td>0.9A</td>
<td>0.08Ω</td>
<td>1.8mm</td>
</tr>
<tr>
<td>Cooper-Bussmann</td>
<td>SD18-4R7</td>
<td>4.7μH</td>
<td>1.54A</td>
<td>0.082Ω</td>
<td>1.8mm</td>
</tr>
<tr>
<td></td>
<td>SD10-4R7</td>
<td>4.7μH</td>
<td>1.08A</td>
<td>0.153Ω</td>
<td>1.0mm</td>
</tr>
</tbody>
</table>

Capacitor Vendor Information

Both the input and output capacitors used with the LTC3522 must be low ESR and designed to handle the large AC currents generated by switching converters. The vendors in Table 5 provide capacitors that are well suited to LTC3522 application circuits.

Table 5. Capacitor Vendor Information

<table>
<thead>
<tr>
<th>MANUFACTURER</th>
<th>WEB SITE</th>
<th>REPRESENTATIVE PART NUMBERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Taiyo Yuden</td>
<td><a href="http://www.t-yuden.com">www.t-yuden.com</a></td>
<td>JMK107BJ105MA 4.7μF, 6.3V</td>
</tr>
<tr>
<td>TDK</td>
<td><a href="http://www.component.tdk.com">www.component.tdk.com</a></td>
<td>C2012X5R0J475K 4.7μF, 6.3V</td>
</tr>
<tr>
<td>Murata</td>
<td><a href="http://www.murata.com">www.murata.com</a></td>
<td>GRM219R61A475K 4.7μF</td>
</tr>
<tr>
<td>AVX</td>
<td><a href="http://www.avxcorp.com">www.avxcorp.com</a></td>
<td>SM055C475KH480 4.7μF</td>
</tr>
</tbody>
</table>

PCB Layout Considerations

The LTC3522 switches large currents at high frequencies. Special care should be given to the PCB layout to ensure stable, noise-free operation. Figure 5 depicts the recommended PCB layout to be utilized for the LTC3522. A few key guidelines follow:

1. All circulating high current paths should be kept as short as possible. This can be accomplished by keeping the routes to all bold components in Figure 5 as short and as wide as possible. Capacitor ground connections should via down to the ground plane in the shortest route possible. The bypass capacitors on PVIN1 and PVIN2 should be placed as close to the IC as possible and should have the shortest possible paths to ground.

2. The small-signal ground pad (GND) should have a single point connection to the power ground. A convenient way to achieve this is to short the pin directly to the Exposed Pad as shown in Figure 5.

3. The components shown in bold and their connections should all be placed over a complete ground plane.

4. To prevent large circulating currents from disrupting the output voltage sensing, the ground for each resistor divider should be returned directly to the small signal ground pin (GND).

5. Use of vias in the die attach pad will enhance the thermal environment of the converter especially if the vias extend to a ground plane region on the exposed bottom surface of the PCB.

6. Keep the connection from the resistor dividers to the feedback pins FB1 and FB2 as short as possible and away from the switch pin connections.
APPLICATIONS INFORMATION

Figure 5. LTC3522 Recommended PCB Layout
TYPICAL APPLICATION

Li-Ion to 3V at 400mA and 1.2V at 200mA

Buck-Boost Converter Efficiency vs Load Current

Buck Converter Efficiency vs Load Current

C1: MURATA GRM219R61A475K (0805 PACKAGE)
C2, C3: MURATA GRM21BR60J106K (0805 PACKAGE)
L1: TAIYO YUDEN NPO35B-6R8M
L2: TAIYO YUDEN NPO35B-4R7M
PACKAGE DESCRIPTION

UD Package
16-Lead Plastic QFN (3mm × 3mm)
(Reference LTC DWG # 05-08-1691)

NOTE:
1. DRAWING CONFORMS TO JEDEC PACKAGE OUTLINE MO-220 VARIATION (WEED-2)
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE
## TYPICAL APPLICATION

3V at 400mA and 1.8V at 200mA with Sequenced Start-Up

### RELATED PARTS

<table>
<thead>
<tr>
<th>PART NUMBER</th>
<th>DESCRIPTION</th>
<th>COMMENTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>LTC3410/LTC3410B</td>
<td>300mA (I(_\text{OUT})), 2.25MHz Synchronous Buck DC/DC Converter</td>
<td>V(<em>\text{IN}): 2.5V to 5.5V, V(</em>\text{OUT(RANGE)}) = 0.8V to V(<em>\text{IN}), I(</em>\text{Q}) = 26μA, I(_\text{SD}) &lt; 1μA, SC70 Package</td>
</tr>
<tr>
<td>LTC3440</td>
<td>600mA (I(_\text{OUT})), 2MHz Synchronous Buck-Boost DC/DC Converter</td>
<td>V(<em>\text{IN}): 2.5V to 5.5V, V(</em>\text{OUT(RANGE)}) = 2.5V to 5.5V, I(<em>\text{Q}) = 25μA, I(</em>\text{SD}) &lt; 1μA, MS, DFN Packages</td>
</tr>
<tr>
<td>LTC3441</td>
<td>600mA (I(_\text{OUT})), 2MHz Synchronous Buck-Boost DC/DC Converter</td>
<td>V(<em>\text{IN}): 2.5V to 5.5V, V(</em>\text{OUT(RANGE)}) = 2.4V to 5.25V, I(<em>\text{Q}) = 25μA, I(</em>\text{SD}) &lt; 1μA, DFN Package</td>
</tr>
<tr>
<td>LTC3442</td>
<td>1.2A (I(_\text{OUT})), 2MHz Synchronous Buck-Boost DC/DC Converter</td>
<td>V(<em>\text{IN}): 2.4V to 5.5V, V(</em>\text{OUT(RANGE)}) = 2.4V to 5.25V, I(<em>\text{Q}) = 35μA, I(</em>\text{SD}) &lt; 1μA, DFN Package</td>
</tr>
<tr>
<td>LTC3455</td>
<td>Dual DC/DC Converter with USB Power Manager and Li-Ion Battery Charger</td>
<td>96% Efficiency, Seamless Transition Between Inputs, I(<em>\text{Q}) = 110μA, I(</em>\text{SD}) &lt; 2μA, QFN Package</td>
</tr>
<tr>
<td>LTC3456</td>
<td>2-Cell Multi-Output DC/DC Converter with USB Power Manager</td>
<td>92% Efficiency, Seamless Transition Between Inputs, I(<em>\text{Q}) = 180μA, I(</em>\text{SD}) &lt; 1μA, QFN Package</td>
</tr>
<tr>
<td>LTC3530</td>
<td>600mA (I(_\text{OUT})), 2MHz Synchronous Buck-Boost DC/DC Converter</td>
<td>V(<em>\text{IN}): 1.8V to 5.5V, V(</em>\text{OUT(RANGE)}) = 1.8V to 5.5V, I(<em>\text{Q}) = 40μA, I(</em>\text{SD}) &lt; 1μA, DFN, MSOP Packages</td>
</tr>
<tr>
<td>LTC3532</td>
<td>500mA (I(_\text{OUT})), 2MHz Synchronous Buck-Boost DC/DC Converter</td>
<td>V(<em>\text{IN}): 2.4V to 5.5V, V(</em>\text{OUT(RANGE)}) = 2.4V to 5.25V, I(<em>\text{Q}) = 35μA, I(</em>\text{SD}) &lt; 1μA, DFN, MSOP Packages</td>
</tr>
<tr>
<td>LTC3544/LTC3544B</td>
<td>300mA, 200mA + 100mA, 2.25MHz Quad Output Synchronous Step-Down DC/DC Converter</td>
<td>V(<em>\text{IN}): 2.25V to 5.5V, V(</em>\text{OUT(MIN)}) = 0.8V, I(<em>\text{Q}) = 70μA, I(</em>\text{SD}) &lt; 1μA, 3mm x 3mm QFN Packages</td>
</tr>
</tbody>
</table>

---

C1: TDK C3216X5R0J685M  
C2, C3: TAIYO YUDEN JMK2128J106MG  
L1: COOPER BUSSMANN SD18-8R2  
L2: COOPER BUSSMANN SD18-4R7