FEATURES

- Guaranteed Filter Specification for ±2.37V and ±5V Supply
- Operates Up to 30kHz
- Low Power and 88dB Dynamic Range at ±2.5V Supply
- Center Frequency Q Product Up to 1.6MHz
- Guaranteed Offset Voltages
- Guaranteed Clock-to-Center Frequency Accuracy Over Temperature:
  0.3% for LTC1060A
  0.8% for LTC1060
- Guaranteed Q Accuracy Over Temperature
- Low Temperature Coefficient of Q and Center Frequency
- Low Crosstalk, 70dB
- Clock Inputs TTL and CMOS Compatible

APPLICATIONS

- Single 5V Supply Medium Frequency Filters
- Very High Q and High Dynamic Range Bandpass, Notch Filters
- Tracking Filters
- Telecom Filters

DESCRIPTION

The LTC® 1060 consists of two high performance, switched capacitor filters. Each filter, together with 2 to 5 resistors, can produce various 2nd order filter functions such as lowpass, bandpass, highpass notch and allpass. The center frequency of these functions can be tuned by an external clock or by an external clock and resistor ratio. Up to 4th order full biquadratic functions can be achieved by cascading the two filter blocks. Any of the classical filter configurations (like Butterworth, Chebyshev, Bessel, Cauer) can be formed.

The LTC1060 operates with either a single or dual supply from ±2.37V to ±8V. When used with low supply (i.e. single 5V supply), the filter typically consumes 12mW and can operate with center frequencies up to 10kHz. With ±5V supply, the frequency range extends to 30kHz and very high Q values can also be obtained.

The LTC1060 is manufactured by using Linear Technology’s enhanced LTCMOS™ silicon gate process. Because of this, low offsets, high dynamic range, high center frequency Q product and excellent temperature stability are obtained.

The LTC1060 is pinout compatible with MF10.

LTC and LT are registered trademarks of Linear Technology Corporation.
LTCMOS trademark of Linear Technology Corporation.
# LTC1060

## Absolute Maximum Ratings

(Note 1)

Supply Voltage ........................................................ 18V  
Power Dissipation.............................................. 500mW  
Operating Temperature Range  
LTC1060AC/LTC1060C ................................ −40°C ≤ T_A ≤ 85°C  
LTC1060AM/LTC1060M ............. −55°C ≤ T_A ≤ 125°C  
Storage Temperature Range ................. −65°C to 150°C  
Lead Temperature (Soldering, 10 sec)............ 300°C

## Package/Order Information

![TOP VIEW](image)

<table>
<thead>
<tr>
<th>ORDER PART NUMBER</th>
<th>LTC1060ACN</th>
<th>LTC1060CN</th>
<th>LTC1060CSW</th>
</tr>
</thead>
</table>

OBSOLETE PACKAGE  
Consider the N20 and SW20 Package for Alternate Source

## Electrical Characteristics

The ● denotes specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. (Complete Filter) V_s = ±5V, unless otherwise noted.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Center Frequency Range</td>
<td>f_0 • Q ≤ 400kHz, Mode 1, Figure 4</td>
<td>0.1 to 20k</td>
<td>Hz</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(See Applications Information)</td>
<td>f_0 • Q ≤ 1.6MHz, Mode 1, Figure 4</td>
<td>0.1 to 16k</td>
<td>Hz</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Clock-to-Center Frequency Ratio</td>
<td>Mode 1, 50:1, fCLK = 250kHz, Q = 10</td>
<td>●</td>
<td>50 ± 0.3%</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Mode 1, 50:1, fCLK = 250kHz, Q = 10</td>
<td>●</td>
<td>50 ± 0.8%</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Mode 1, 100:1, fCLK = 500kHz, Q = 10</td>
<td>●</td>
<td>100 ± 0.3%</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Mode 1, 100:1, fCLK = 500kHz, Q = 10</td>
<td>●</td>
<td>100 ± 0.8%</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Q Accuracy</td>
<td>Mode 1, 50:1 or 100:1, f_0 = 5kHz, Q=10</td>
<td>±0.5</td>
<td>3</td>
<td>%</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Mode 1, 50:1 or 100:1, f_0 = 5kHz, Q=10</td>
<td>±0.5</td>
<td>5</td>
<td>%</td>
<td></td>
</tr>
<tr>
<td>f_0 Temperature Coefficient</td>
<td>Mode 1, fCLK &lt; 500kHz</td>
<td>−10</td>
<td>ppm/°C</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Q Temperature Coefficient</td>
<td>Mode 1, fCLK &lt; 500kHz, Q = 10</td>
<td>20</td>
<td>ppm/°C</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DC Offset V_{OS1}</td>
<td>fCLK = 250kHz, 50:1, S_{AB} = High</td>
<td>●</td>
<td>2</td>
<td>15</td>
<td>mV</td>
</tr>
<tr>
<td></td>
<td>fCLK = 500kHz, 100:1, S_{AB} = High</td>
<td>●</td>
<td>3</td>
<td>40</td>
<td>mV</td>
</tr>
<tr>
<td></td>
<td>fCLK = 250kHz, 50:1, S_{AB} = Low</td>
<td>●</td>
<td>6</td>
<td>80</td>
<td>mV</td>
</tr>
<tr>
<td></td>
<td>fCLK = 500kHz, 100:1, S_{AB} = Low</td>
<td>●</td>
<td>2</td>
<td>30</td>
<td>mV</td>
</tr>
<tr>
<td></td>
<td>fCLK = 250kHz, 50:1, S_{AB} = Low</td>
<td>●</td>
<td>4</td>
<td>60</td>
<td>mV</td>
</tr>
<tr>
<td></td>
<td>fCLK = 500kHz, 100:1, S_{AB} = Low</td>
<td>●</td>
<td>2</td>
<td>60</td>
<td>mV</td>
</tr>
<tr>
<td>DC Lowpass Gain Accuracy</td>
<td>Mode 1, R1 = R2 = 50k</td>
<td>±0.1</td>
<td>2</td>
<td>%</td>
<td></td>
</tr>
<tr>
<td>BP Gain Accuracy at f_0</td>
<td>Mode 1, Q = 10, f_0 = 5kHz</td>
<td>±0.1</td>
<td>%</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Clock Feedthrough</td>
<td>fCLK = 1MHz</td>
<td></td>
<td>10</td>
<td>mV/°P-P</td>
<td></td>
</tr>
<tr>
<td>Max Clock Frequency</td>
<td></td>
<td></td>
<td>5</td>
<td>MHz</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1.5</td>
<td>MHz</td>
<td></td>
</tr>
<tr>
<td>Power Supply Current</td>
<td></td>
<td></td>
<td>3</td>
<td>5</td>
<td>8</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>12</td>
<td>mA</td>
</tr>
<tr>
<td>Crosstalk</td>
<td></td>
<td></td>
<td>70</td>
<td>dB</td>
<td></td>
</tr>
</tbody>
</table>

Consult LTC Marketing for parts specified with wider operating temperature ranges.
**ELECTRICAL CHARACTERISTICS** The ● denotes specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25°C$. (Complete Filter) $V_S = \pm 2.37V$.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Center Frequency Range</td>
<td>$f_0 \cdot Q \leq 100kHz$</td>
<td>0.1 to 10k</td>
<td></td>
<td></td>
<td>Hz</td>
</tr>
<tr>
<td>Clock-to-Center Frequency Ratio</td>
<td></td>
<td></td>
<td></td>
<td><strong>LTC1060A</strong></td>
<td>Mode 1, 50:1, $f_{CLK} = 250kHz$, $Q = 10$</td>
</tr>
<tr>
<td></td>
<td><strong>LTC1060</strong></td>
<td>Mode 1, 50:1, $f_{CLK} = 250kHz$, $Q = 10$</td>
<td>50 + 0.8%</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>LTC1060A</strong></td>
<td>Mode 1, 100:1, $f_{CLK} = 250kHz$, $Q = 10$</td>
<td><strong>LTC1060</strong></td>
<td>Mode 1, 100:1, $f_{CLK} = 250kHz$, $Q = 10$</td>
<td>100 + 0.5%</td>
</tr>
<tr>
<td>Q Accuracy</td>
<td><strong>LTC1060A</strong></td>
<td>Mode 1, 50:1 or 100:1, $f_0 = 2.5kHz$, $Q = 10$</td>
<td>±2</td>
<td></td>
<td>%</td>
</tr>
<tr>
<td></td>
<td><strong>LTC1060</strong></td>
<td>Mode 1, 50:1 or 100:1, $f_0 = 2.5kHz$, $Q = 10$</td>
<td>±4</td>
<td></td>
<td>%</td>
</tr>
<tr>
<td>Max Clock Frequency</td>
<td></td>
<td></td>
<td></td>
<td>500</td>
<td>kHz</td>
</tr>
<tr>
<td>Power Supply Current</td>
<td></td>
<td></td>
<td></td>
<td>2.5 4</td>
<td>mA</td>
</tr>
</tbody>
</table>

The ● denotes specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25°C$. (Internal Op Amps).

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage Range</td>
<td></td>
<td>±2.37</td>
<td>±8</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Voltage Swings</td>
<td></td>
<td></td>
<td></td>
<td><strong>LTC1060A</strong></td>
<td>$V_S = \pm 5V, R_L = 5k$ (Pins 1,2,19,20)</td>
</tr>
<tr>
<td></td>
<td><strong>LTC1060</strong></td>
<td>$R_L = 3.5k$ (Pins 3,18)</td>
<td>±3.8</td>
<td>±4</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td><strong>LTC1060, LTC01060A</strong></td>
<td>±3.6</td>
<td>±4</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Output Short-Circuit Current</td>
<td></td>
<td>$V_S = \pm 5V$</td>
<td></td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>Source</td>
<td></td>
<td></td>
<td></td>
<td>25</td>
<td>mA</td>
</tr>
<tr>
<td>Sink</td>
<td></td>
<td></td>
<td></td>
<td>3</td>
<td>mA</td>
</tr>
<tr>
<td>Op Amp GBW Product</td>
<td></td>
<td>$V_S = \pm 5V$</td>
<td></td>
<td></td>
<td>MHz</td>
</tr>
<tr>
<td>Op Amp Slew Rate</td>
<td></td>
<td>$V_S = \pm 5V$</td>
<td></td>
<td>2</td>
<td>V/µs</td>
</tr>
<tr>
<td>Op Amp DC Open Loop Gain</td>
<td></td>
<td>$R_L = 10k, V_S = \pm 5V$</td>
<td></td>
<td>85</td>
<td>dB</td>
</tr>
</tbody>
</table>

**Note 1:** Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

**BLOCK DIAGRAM**
TYPICAL PERFORMANCE CHARACTERISTICS

Graph 1. Mode 1: 
(fCLK/f0) Deviation vs Q

Graph 2. Mode 1: 
(fCLK/f0) Deviation vs Q

Graph 3. Mode 1: 
Q Error vs Clock Frequency

Graph 4. Mode 1: 
Q Error vs Clock Frequency

Graph 5. Mode 1: 
Measured Q vs fCLK and Temperature

Graph 6. Mode 1: 
(fCLK/f0) vs fCLK and Temperature

Graph 7. Mode 1: 
(fCLK/f0) vs fCLK and Q

Graph 8. Mode 1: 
(fCLK/f0) vs fCLK and Temperature

Graph 9. Mode 1: 
(fCLK/f0) vs fCLK and Temperature
Graph 10. Mode 1: \( (f_{CLK}/f_0) \) vs \( f_{CLK} \) and \( Q \)

Graph 11. Mode 1: \( (f_{CLK}/f_0) \) vs \( f_{CLK} \) and \( Q \)

Graph 12. Mode 1: \( (f_{CLK}/f_0) \) vs \( f_{CLK} \) and Temperature

Graph 13. Mode 1: \( (f_{CLK}/f_0) \) vs \( f_{CLK} \) and Temperature

Graph 14. Mode 1: Notch Depth vs Clock Frequency

Graph 15. Mode 3: Deviation of \( (f_{CLK}/f_0) \) with Respect to \( Q = 10 \) Measurement

Graph 16. Mode 3: Q Error vs Clock Frequency

Graph 17. Mode 3 (R2 = R4): Q Error vs Clock Frequency

Graph 18. Mode 3 (R2 = R4): Measured Q vs \( f_{CLK} \) and Temperature
TYPICAL PERFORMANCE CHARACTERISTICS

Graph 19. Mode 3 (R2 = R4): (fCLK/f0) vs fCLK and Q

Graph 20. Mode 3 (R2 = R4): (fCLK/f0) vs fCLK and Q

Graph 21. Mode 3 (R2 = R4): (fCLK/f0) vs fCLK and Temperature

Graph 22. Mode 3 (R2 = R4): (fCLK/f0) vs fCLK and Temperature

Graph 23. Mode 3 (R2 = R4): (fCLK/f0) vs fCLK and Temperature

Graph 24. Mode 3 (R2 = R4): (fCLK/f0) vs fCLK and Temperature

Graph 25. Mode 1c (R5 = 0), Mode 2 (R2 = R4) Q Error vs Clock Frequency

Graph 26. Supply Current vs Supply Voltage

LTC1060 • TPC19

LTC1060 • TPC19

LTC1060 • TPC19

LTC1060 • TPC19

LTC1060 • TPC19

LTC1060 • TPC19

LTC1060 • TPC19

LTC1060 • TPC19

LTC1060 • TPC19

LTC1060 • TPC19
PIN DESCRIPTION AND APPLICATIONS INFORMATION

Power Supplies
The $V^+_{A}$ and $V^+_{D}$ (pins 7 and 8) and the $V^-_{A}$ and $V^-_{D}$ (Pins 14 and 13) are, respectively, the analog and digital positive and negative supply pins. For most cases, Pins 7 and 8 should be tied together and bypassed by a $0.1\mu F$ disc ceramic capacitor. The same holds for Pins 13 and 14. If the LTC1060 operates in a high digital noise environment, the supply pins can be bypassed separately. Pins 7 and 8 are internally connected through the IC substrate and should be biased from the same DC source. Pins 13 and 14 should also be biased from the same DC source.

The LTC1060 is designed to operate with $\pm 2.5V$ supply (or single 5V) and with $\pm 5V$ to $\pm 8V$ supplies. The minimum supply, where the filter operates reliably, is $\pm 2.37V$. With low supply operation, the maximum input clock frequency is about 500kHz. Beyond this, the device exhibits excessive Q enhancement and center frequency errors.

Clock Input Pins and Level Shift
The level shift (LSh) Pin 9 is used to accommodate T$^2$L or CMOS clock levels. With dual supplies equal or higher to $\pm 4.5V$, Pin 9 should be connected to ground (same potential as the AGND pin). Under these conditions the clock levels can be T$^2$L or CMOS. With single supply operation, the negative supply pins and the LSh pin should be tied to the system ground. The AGND, Pin 15, should be biased at $1/2$ supplies, as shown in the “Single 5V Gain of 1000 4th Order Bandpass Filter” circuit. Again, under these conditions, the clock levels can be T$^2$L or CMOS. The input clock pins (10,11) share the same level shift pin. The clock logic threshold level over temperature is typically $1.5V \pm 0.1V$ above the LSh pin potential. The duty cycle of the input clock should be close to 50%. For clock frequencies below 1MHz, the ($f_{CLK}/f_0$) ratio is independent from the clock input levels and from its rise and fall times. Fast rising clock edges, however, improve the filter DC offsets. For clock frequencies above 1MHz, T$^2$L level clocks are recommended.

50/100/Hold (Pin 12)
By tying Pin 12 to ($V^+_{A}$ and $V^+_{D}$), the filter operates in the 50:1 mode. With $\pm 5V$ supplies, Pin 12 can be typically 1V below the positive supply without affecting the 50:1 operation of the device. By tying Pin 12 to 1/2 supplies (which should be the AGND potential), the LTC1060 operates in the 100:1 mode. The 1/2 supply bias of Pin 12 can vary around the 1/2 supply potential without affecting the 100:1 filter operation. This is shown in Table 1.

When Pin 12 is shorted to the negative supply pin, the filter operation is stopped and the bandpass and lowpass outputs act as a S/H circuit holding the last sample. The hold step is 20mV and the droop rate is $150\mu V/second$!

Table 1

<table>
<thead>
<tr>
<th>TOTAL POWER SUPPLY</th>
<th>VOLTAGE RANGE OF PIN 12 FOR 100:1 OPERATION</th>
</tr>
</thead>
<tbody>
<tr>
<td>5V</td>
<td>2.5 $\pm$ 0.5V</td>
</tr>
<tr>
<td>10V</td>
<td>5V $\pm$ 1V</td>
</tr>
<tr>
<td>15V</td>
<td>7.5V $\pm$ 1.5V</td>
</tr>
</tbody>
</table>

S$1_A$, S$1_B$ (Pins 5 and 16)
These are voltage signal input pins and, if used, they should be driven with a source impedance below $5k\Omega$. The S$1_A$, S$1_B$ pins can be used to alter the CLK to center frequency ratio ($f_{CLK}/f_0$) of the filter (see Modes 1b, 1c, 2a, 2b) or to feedforward the input signal for allpass filter configurations (see Modes 4 and 5). When these pins are not used, they should be tied to the AGND pin.

S$A/B$ (Pin 6)
When S$A/B$ is high, the S2 input of the filter’s voltage summer (see Block Diagram) is tied to the lowpass output. This frees the S1 pin to realize various modes of operation for improved applications flexibility. When the S$A/B$ pin is connected to the negative supply, the S2 input switches to ground and internally becomes inactive. This improves the filter noise performance and typically lowers the value of the offset $V_{OS2}$.

AGND (Pin 15)
This should be connected to the system ground for dual supply operation. When the LTC1060 operates with a single positive supply, the analog ground pin should be tied to 1/2 supply and bypassed with a $0.1\mu F$ capacitor, as shown in the application, “Single 5V, Gain of 1000 4th Order Bandpass Filter.” The positive inputs of all the
internal op amps, as well as the reference point of all the internal switches are connected to the AGND pin. Because of this, a “clean” ground is recommended.

\[ \text{f}_{\text{CLK}}/f_0 \text{ Ratio} \]

The \( \text{f}_{\text{CLK}}/f_0 \) reference of 100:1 or 50:1 is derived from the filter center frequency measured in mode 1, with a \( Q = 10 \) and \( V_S = \pm 5V \). The clock frequencies are, respectively, 500kHz/250kHz for the 100:1/150:1 measurement. All the curves shown in the Typical Performance Characteristics section are normalized to the above references.

Graphs 1 and 2 in the Typical Performance Characteristics show the \( \text{f}_{\text{CLK}}/f_0 \) variation versus values of ideal \( Q \). The LTC1060 is a sampled data filter and it only approximates continuous time filters. In this data sheet, the LTC1060 is treated in the frequency domain because this approximation is good enough for most filter applications. The LTC1060 deviates from its ideal continuous filter model when the \( \text{f}_{\text{CLK}}/f_0 \) ratio decreases and when the \( Q \)'s are low. Since low \( Q \) filters are not selective, the frequency domain approximation is well justified. In Graph 15 the LTC1060 is connected in mode 3 and its \( \text{f}_{\text{CLK}}/f_0 \) ratio is adjusted to 200:1 and 500:1. Under these conditions, the filter is over-sampled and the \( \text{f}_{\text{CLK}}/f_0 \) curves are nearly independent of the \( Q \) values. In mode 3, the \( \text{f}_{\text{CLK}}/f_0 \) ratio typically deviates from the tested one in mode 1 by \( \pm 0.1\% \).

\[ \text{f}_0 \times Q \text{ Product Ratio} \]

This is a figure of merit of general purpose active filter building blocks. The \( f_0 \times Q \) product of the LTC1060 depends on the clock frequency, the power supply voltages, the junction temperature and the mode of operation.

At 25°C ambient temperature for \( \pm 5V \) supplies, and for clock frequencies below 1MHz, in mode 1 and its derivatives, the \( f_0 \times Q \) product is mainly limited by the desired \( f_0 \) and \( Q \) accuracy. For instance, from Graph 4 at 50:1 and for \( f_{\text{CLK}} \) below 800kHz, a predictable ideal \( Q \) of 400 can be obtained. Under this condition, a respectable \( f_0 \times Q \) product of 6.4MHz is achieved. The 16kHz center frequency will be about 0.22% off from the tested value at 250kHz clock (see Graph 1). For the same clock frequency of 800kHz and for the same \( Q \) value of 400, the \( f_0 \times Q \) product can be further increased if the clock-to-center frequency is lowered below 50:1. In mode 1c with \( R6 = 0 \) and \( R6 = \infty \), the \( f_{\text{CLK}}/f_0 \) ratio is 50/\( \sqrt{2} \). The \( f_0 \times Q \) product can now be increased to 9MHz since, with the same clock frequency and same \( Q \) value, the filter can handle a center frequency of 16kHz \( \times \sqrt{2} \).

For clock frequencies above 1MHz, the \( f_0 \times Q \) product is limited by the clock frequency itself. From Graph 4 at \( \pm 7.5V \) supply, 50:1 and 1.4MHz clock, a \( Q \) of 5 has about 8% error; the measured 28kHz center frequency was skewed by 0.8% with respect to the guaranteed value at 250kHz clock. Under these conditions, the \( f_0 \times Q \) product is only 140kHz but the filter can handle higher input signal frequencies than the 800kHz clock frequency, very high \( Q \) case described above.

Mode 3, Figure 11, and the modes of operation where \( R4 \) is finite, are “slower” than the basic mode 1. This is shown in Graph 16 and 17. The resistor \( R4 \) places the input op amp inside the resonant loop. The finite GBW of this op amp creates an additional phase shift and enhances the \( Q \) value at high clock frequencies. Graph 16 was drawn with a small capacitor, \( C_C \), placed across \( R4 \) and as such, at \( V_S = \pm 5V \), the \( (1/2\pi R4C_C) = 2MHz \). With \( V_S = \pm 2.5V \) the \( (1/2\pi R4C_C) \) should be equal to 1.4MHz. This allows the \( f_0 \times Q \) curve to be slightly “flatter” over a wider range of clock frequencies. If, at \( \pm 5V \) supply, the clock is below 900kHz (or 400kHz for \( V_S = \pm 2.5V \)), this capacitor, \( C_C \), is not needed.

For Graph 25, the clock-to-center frequency ratios are altered to 70.7:1 and 35.35:1. This is done by using mode 1c with \( R5 = 0 \), Figure 7, or mode 2 with \( R2 = R4 = 10k\Omega \). The mode 1c, where the input op amp is outside the main loop, is much faster. Mode 2, however, is more versatile. At 50:1, and for \( T_A = 25°C \) the mode 1c can be tuned for center frequencies up to 30kHz.

**Output Noise**

The wideband RMS noise of the LTC1060 outputs is nearly independent from the clock frequency, provided that the clock itself does not become part of the noise. The LTC1060 noise slightly decreases with \( \pm 2.5V \) supply. The noise at the BP and LP outputs increases for high \( Q \)'s. Table 2 shows typical values of wideband RMS noise. The numbers in parentheses are the noise measurement in mode 1 with the \( S_{A/B} \) pin shorted to \( V^- \) as shown in Figure 25.
Applications Information

Table 2. Wideband RMS Noise

<table>
<thead>
<tr>
<th>$V_S$</th>
<th>$f_{CLK}$ ($f_0$)</th>
<th>NOTCH/HP ($\mu$V RMS)</th>
<th>BP ($\mu$V RMS)</th>
<th>LP ($\mu$V RMS)</th>
<th>CONDITIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>±5V</td>
<td>50:1</td>
<td>49 (42)</td>
<td>52 (43)</td>
<td>75 (65)</td>
<td>Mode 1, $R_1 = R_2 = R_3$ Q = 1</td>
</tr>
<tr>
<td>±5V</td>
<td>100:1</td>
<td>70 (55)</td>
<td>80 (58)</td>
<td>90 (88)</td>
<td>Q = 1</td>
</tr>
<tr>
<td>±2.5V</td>
<td>50:1</td>
<td>33 (31)</td>
<td>36 (32)</td>
<td>48 (43)</td>
<td>R1 = R3 for BP out</td>
</tr>
<tr>
<td>±2.5V</td>
<td>100:1</td>
<td>48 (40)</td>
<td>52 (40)</td>
<td>66 (55)</td>
<td>R1 = R2 for LP out</td>
</tr>
<tr>
<td>±5V</td>
<td>50:1</td>
<td>20 (18)</td>
<td>150 (125)</td>
<td>186 (155)</td>
<td>Mode 1, Q = 10</td>
</tr>
<tr>
<td>±5V</td>
<td>100:1</td>
<td>25 (21)</td>
<td>220 (160)</td>
<td>240 (180)</td>
<td>R1 = R3 for BP out</td>
</tr>
<tr>
<td>±2.5V</td>
<td>50:1</td>
<td>16 (15)</td>
<td>100 (80)</td>
<td>106 (87)</td>
<td>R1 = R2 for LP out</td>
</tr>
<tr>
<td>±2.5V</td>
<td>100:1</td>
<td>20 (17)</td>
<td>150 (105)</td>
<td>150 (119)</td>
<td></td>
</tr>
<tr>
<td>±5V</td>
<td>50:1</td>
<td>57</td>
<td>57</td>
<td>62</td>
<td>Mode 3, $R_1 = R_2 = R_3 = R_4$ Q = 1</td>
</tr>
<tr>
<td>±5V</td>
<td>100:1</td>
<td>72</td>
<td>72</td>
<td>80</td>
<td>Q = 1</td>
</tr>
<tr>
<td>±2.5V</td>
<td>50:1</td>
<td>40</td>
<td>40</td>
<td>42</td>
<td></td>
</tr>
<tr>
<td>±2.5V</td>
<td>100:1</td>
<td>50</td>
<td>50</td>
<td>53</td>
<td></td>
</tr>
<tr>
<td>±5V</td>
<td>50:1</td>
<td>135</td>
<td>120</td>
<td>140</td>
<td>Mode 3, $R_2 = R_4$, Q = 10</td>
</tr>
<tr>
<td>±5V</td>
<td>100:1</td>
<td>170</td>
<td>160</td>
<td>185</td>
<td>R3 = R1 for BP out</td>
</tr>
<tr>
<td>±2.5V</td>
<td>50:1</td>
<td>100</td>
<td>88</td>
<td>100</td>
<td>R4 = R1 for LP and HP out</td>
</tr>
<tr>
<td>±2.5V</td>
<td>100:1</td>
<td>125</td>
<td>115</td>
<td>130</td>
<td></td>
</tr>
</tbody>
</table>

Short-Circuit Currents

Short circuits to ground, positive or negative power supply are allowed as long as the power supplies do not exceed ±5V and the ambient temperature stays below 85°C. Above ±5V and at elevated temperatures, continuous short circuits to the negative power supply will cause excessive currents to flow. Under these conditions, the device will get damaged if the short-circuit current is allowed to exceed 80mA.

Definition of Filter Functions

Each building block of the LTC1060, together with an external clock and a few resistors, closely approximates 2nd order filter functions. These are tabulated below in the frequency domain.

1. **Bandpass function**: available at the bandpass output Pins 2 (19). (Figure 1.)

   \[
   G(s) = H_{OBP} \frac{s\omega_0/Q}{s^2 + (s\omega_0/Q) + \omega_0^2}
   \]

   $H_{OBP}$ = Gain at $\omega = \omega_0$

   $f_0 = \omega/2\pi$; $f_0$ is the center frequency of the complex pole pair. At this frequency, the phase shift between input and output is $-180^\circ$.

   \[
   Q = \text{Quality factor of the complex pole pair. It is the ratio of } f_0 \text{ to the } -3\text{dB bandwidth of the 2nd order bandpass function. The } Q \text{ is always measured at the filter BP output.}
   \]

2. **Lowpass function**: available at the LP output Pins 1 (20). (Figure 2.)

   \[
   G(s) = H_{OLP} \frac{\omega_0^2}{s^2 + s(\omega_0/Q) + \omega_0^2}
   \]

   $H_{OLP}$ DC gain of the LP output.
## DEFINITION OF FILTER FUNCTIONS

3. **Highpass function**: available only in mode 3 at the output Pins 3 (18). (Figure 3.)

\[
G(s) = H_{OHP} \frac{s^2}{s^2 + s(\omega_0/Q) + \omega_0^2}
\]

\[H_{OHP} = \text{gain of the HP output for } f \rightarrow \frac{f_{CLK}}{2}\]

4. **Notch function**: available at Pins 3 (18) for several modes of operation.

\[
G(s) = (H_{ON2}) \frac{s^2 + \omega_0^2}{s^2 + (s\omega_0/Q) + \omega_0^2}
\]

\[H_{ON2} = \text{gain of the notch output for } f \rightarrow \frac{f_{CLK}}{2}\]

\[H_{ON1} = \text{gain of the notch output for } f \rightarrow 0\]

\[f_n = \omega_n/2\pi; f_n\text{ is the frequency of the notch occurrence.}\]

5. **Allpass function**: available at Pins 3(18) for mode 4, 4a.

\[
G(s) = H_{OAP} \frac{[s^2 - s(\omega_0/Q) + \omega_0^2]}{s^2 + s(\omega_0/Q) + \omega_0^2}
\]

\[H_{OAP} = \text{gain of the allpass output for } 0 < f < \frac{f_{CLK}}{2}\]

For allpass functions, the center frequency and the Q of the numerator complex zero pair is the same as the denominator. Under these conditions, the magnitude response is a straight line. In mode 5, the center frequency \(f_z\) of the numerator complex zero pair, is different than \(f_0\). For high numerator Q’s, the magnitude response will have a notch at \(f_z\).

---

## MODES OF OPERATION

Table 3. Modes of Operation: 1st Order Functions

<table>
<thead>
<tr>
<th>MODE</th>
<th>PIN 2 (19)</th>
<th>PIN 3 (18)</th>
<th>(f_c)</th>
<th>(f_z)</th>
</tr>
</thead>
<tbody>
<tr>
<td>6a</td>
<td>LP</td>
<td>HP</td>
<td>(\frac{f_{CLK}}{100(50)}) * R2</td>
<td>(\frac{f_{CLK}}{100(50)}) R3</td>
</tr>
<tr>
<td>6b</td>
<td>LP</td>
<td>LP</td>
<td>(\frac{f_{CLK}}{100(50)}) * R2</td>
<td>(\frac{f_{CLK}}{100(50)}) R3</td>
</tr>
<tr>
<td>7</td>
<td>LP</td>
<td>AP</td>
<td>(\frac{f_{CLK}}{100(50)}) * R2</td>
<td>(\frac{f_{CLK}}{100(50)}) R3</td>
</tr>
</tbody>
</table>
# Modes of Operation

## Table 4. Modes of Operation: 2nd Order Functions

<table>
<thead>
<tr>
<th>MODE</th>
<th>PIN 1 (20)</th>
<th>PIN 2 (19)</th>
<th>PIN 3 (18)</th>
<th>( f_0 )</th>
<th>( f_n )</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>LP</td>
<td>BP</td>
<td>Notch</td>
<td>( \frac{f_{\text{CLK}}}{100(50)} )</td>
<td></td>
</tr>
<tr>
<td>1a</td>
<td>LP</td>
<td>BP</td>
<td>BP</td>
<td>( \frac{f_{\text{CLK}}}{100(50)} )</td>
<td></td>
</tr>
<tr>
<td>1b</td>
<td>LP</td>
<td>BP</td>
<td>Notch</td>
<td>( \frac{f_{\text{CLK}}}{100(50)} \cdot \frac{R_6}{R_5 + R_6} )</td>
<td>( \frac{f_{\text{CLK}}}{100(50)} \cdot \frac{R_6}{R_5 + R_6} )</td>
</tr>
<tr>
<td>1c</td>
<td>LP</td>
<td>BP</td>
<td>Notch</td>
<td>( \frac{f_{\text{CLK}}}{100(50)} \cdot \frac{R_6}{R_5 + R_6} )</td>
<td>( \frac{f_{\text{CLK}}}{100(50)} \cdot \frac{R_6}{R_5 + R_6} )</td>
</tr>
<tr>
<td>2</td>
<td>LP</td>
<td>BP</td>
<td>Notch</td>
<td>( \frac{f_{\text{CLK}}}{100(50)} \cdot \frac{R_2}{R_4} )</td>
<td>( \frac{f_{\text{CLK}}}{100(50)} )</td>
</tr>
<tr>
<td>2a</td>
<td>LP</td>
<td>BP</td>
<td>Notch</td>
<td>( \frac{f_{\text{CLK}}}{100(50)} \cdot \frac{R_2}{R_4} \cdot \frac{R_6}{R_5 + R_6} )</td>
<td>( \frac{f_{\text{CLK}}}{100(50)} \cdot \frac{R_6}{R_5 + R_6} )</td>
</tr>
<tr>
<td>2b</td>
<td>LP</td>
<td>BP</td>
<td>Notch</td>
<td>( \frac{f_{\text{CLK}}}{100(50)} \cdot \frac{R_2}{R_4} \cdot \frac{R_6}{R_5 + R_6} )</td>
<td>( \frac{f_{\text{CLK}}}{100(50)} \cdot \frac{R_6}{R_5 + R_6} )</td>
</tr>
<tr>
<td>3</td>
<td>LP</td>
<td>BP</td>
<td>HP</td>
<td>( \frac{f_{\text{CLK}}}{100(50)} \cdot \frac{R_2}{R_4} )</td>
<td></td>
</tr>
<tr>
<td>3a</td>
<td>LP</td>
<td>BP</td>
<td>Notch</td>
<td>( \frac{f_{\text{CLK}}}{100(50)} \cdot \frac{R_2}{R_4} )</td>
<td>( \frac{f_{\text{CLK}}}{100(50)} \cdot \frac{R_6}{R_5 + R_6} )</td>
</tr>
<tr>
<td>4</td>
<td>LP</td>
<td>BP</td>
<td>AP</td>
<td>( \frac{f_{\text{CLK}}}{100(50)} )</td>
<td></td>
</tr>
<tr>
<td>4a</td>
<td>LP</td>
<td>BP</td>
<td>AP</td>
<td>( \frac{f_{\text{CLK}}}{100(50)} \cdot \frac{R_2}{R_4} )</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>LP</td>
<td>BP</td>
<td>CZ</td>
<td>( \frac{f_{\text{CLK}}}{100(50)} \cdot \frac{1}{R_2} \cdot \frac{R_4}{R_4} )</td>
<td>( \frac{f_{\text{CLK}}}{100(50)} \cdot \frac{R_6}{R_5 + R_6} )</td>
</tr>
</tbody>
</table>

**Figure 4.** Mode 1: 2nd Order Filter Providing Notch, Bandpass, Lowpass

**Figure 5.** Mode 1a: 2nd Order Filter Providing Bandpass, Lowpass
MODES OF OPERATION

Figure 6. Mode 1b: 2nd Order Filter Providing Notch, Bandpass, Lowpass

Figure 7. Mode 1c: 2nd Order Filter Providing Notch, Bandpass, Lowpass

Figure 8. Mode 2: 2nd Order Filter Providing Notch, Bandpass, Lowpass

Figure 9. Mode 2a: 2nd Order Filter Providing Notch, Bandpass, Lowpass

f_0 = \frac{f_{CLK}}{100(50)} \sqrt{1 + \frac{R_2}{R_4}} ; f_n = \frac{f_{CLK}}{100(50)} \sqrt{1 + \frac{R_2}{R_4}} ; Q = \frac{R_2}{R_4} ; H_{0LP} = -\frac{R_2}{R_4} \left[ 1 + \frac{R_2}{R_4} \right] ; H_{0BP} = -\frac{R_2}{R_4} \left[ 1 + \frac{R_2}{R_4} \right] ; \text{R5} < 5k\Omega

H_{0N1}(f \rightarrow 0) = H_{0N2}(f \rightarrow 0) = -\frac{R_2}{R_4} \left[ 1 + \frac{R_2}{R_4} \right] ; H_{0BP} = -\frac{R_2}{R_4} \left[ 1 + \frac{R_2}{R_4} \right] ; \text{R5} < 5k\Omega

f_0 = \frac{f_{CLK}}{100(50)} \sqrt{1 + \frac{R_2}{R_4}} ; f_n = \frac{f_{CLK}}{100(50)} \sqrt{1 + \frac{R_2}{R_4}} ; Q = \frac{R_2}{R_4} ; H_{0LP} = -\frac{R_2}{R_4} \left[ 1 + \frac{R_2}{R_4} \right] ; H_{0BP} = -\frac{R_2}{R_4} \left[ 1 + \frac{R_2}{R_4} \right] ; \text{R5} < 5k\Omega

H_{0N1}(f \rightarrow 0) = H_{0N2}(f \rightarrow 0) = -\frac{R_2}{R_4} \left[ 1 + \frac{R_2}{R_4} \right] ; H_{0BP} = -\frac{R_2}{R_4} \left[ 1 + \frac{R_2}{R_4} \right] ; \text{R5} < 5k\Omega
MODES OF OPERATION

Figure 10. Mode 2b: 2nd Order Filter Providing Notch, Bandpass, Lowpass

![Mode 2b Circuit Diagram]

\[ f_0 = \frac{f_{CLK}}{100(50)} \sqrt{\frac{R_2}{R_4 + R_5 + R_6}} \]
\[ f_n = \frac{f_{CLK}}{100(50)} \sqrt{\frac{R_6}{R_5 + R_6}} \]
\[ Q = \frac{R_3}{R_2 \sqrt{\frac{R_2}{R_4 + R_6}}} \]
\[ H_{0N1}(f \to 0) = - \frac{R_2}{R_1} \]
\[ H_{0N2}(f \to \frac{f_{CLK}}{2}) = - \frac{R_2}{R_1} \]
\[ H_{0BP} = - \frac{R_3}{R_1} \]
\[ H_{0LP} = - \frac{R_4}{R_1} \]

Figure 11. Mode 3: 2nd Order Filter Providing Highpass, Bandpass, Lowpass

![Mode 3 Circuit Diagram]

\[ f_0 = \frac{f_{CLK}}{100(50)} \sqrt{\frac{R_2}{R_4 + R_5 + R_6}} \]
\[ f_n = \frac{f_{CLK}}{100(50)} \sqrt{\frac{R_6}{R_5 + R_6}} \]
\[ Q = \frac{R_3}{R_2 \sqrt{\frac{R_2}{R_4 + R_6}}} \]
\[ H_{0HP} = - \frac{R_2}{R_1} \]
\[ H_{0BP} = - \frac{R_3}{R_1} \]
\[ H_{0LP} = - \frac{R_4}{R_1} \]

Figure 12. Mode 3a: 2nd Order Filter Providing Highpass, Bandpass, Lowpass, Notch

![Mode 3a Circuit Diagram]

\[ f_0 = \frac{f_{CLK}}{100(50)} \sqrt{\frac{R_2}{R_4 + R_5 + R_6}} \]
\[ f_n = \frac{f_{CLK}}{100(50)} \sqrt{\frac{R_6}{R_5 + R_6}} \]
\[ Q = \frac{R_3}{R_2 \sqrt{\frac{R_2}{R_4 + R_6}}} \]
\[ H_{0N1}(f \to 0) = - \frac{R_2}{R_1} \]
\[ H_{0N2}(f \to \frac{f_{CLK}}{2}) = - \frac{R_2}{R_1} \]
\[ H_{0BP} = - \frac{R_3}{R_1} \]
\[ H_{0LP} = - \frac{R_4}{R_1} \]
MODES OF OPERATION

Figure 13. Mode 4: 2nd Order Filter Providing Allpass, Bandpass, Lowpass

Figure 14. Mode 4a: 2nd Order Filter Providing Highpass, Bandpass, Lowpass, Allpass

Figure 15. Mode 5: 2nd Order Filter Providing Numerator Complex Zeros, Bandpass, Lowpass

Figure 16. Mode 6a: 1st Order Filter Providing Highpass, Lowpass
**MODES OF OPERATION**

![Figure 17. Mode 6b: 1st Order Filter Providing Lowpass](image1)

![Figure 18. Mode 7: 1st Order Filter Providing Allpass, Lowpass](image2)

**COMMENTS ON THE MODES OF OPERATION**

There are basically three modes of operation: mode 1, mode 2, mode 3. In the mode 1 (Figure 4), the input amplifier is outside the resonant loop. Because of this, mode 1 and its derivatives (mode 1a, 1b, 1c) are faster than modes 2 and 3. In mode 1, for instance, the Q errors are becoming noticeable above 1MHz clock frequency.

Mode 1a (Figure 5), represents the most simple hook-up of the LTC1060. Mode 1a is useful when voltage gain at the bandpass output is required. The bandpass voltage gain, however, is equal to the value of Q; if this is acceptable, a second order, clock tunable, BP resonator can be achieved with only 2 resistors. The filter center frequency directly depends on the external clock frequency. For high order filters, mode 1a is not practical since it may require several clock frequencies to tune the overall filter response.

Mode 1 (Figure 4), provides a clock tunable notch; the depth is shown in Graph 14. Mode 1 is a practical configuration for second order clock tunable bandpass/notch filters. In mode 1, a bandpass output with a very high Q, together with unity gain, can be obtained without creating problems with the dynamics of the remaining notch and lowpass outputs.

Modes 1b and 1c (Figures 6 and 7), are similar. They both produce a notch with a frequency which is always equal to the filter building block center frequency. The notch and the center frequency, however, can be adjusted with an external resistor ratio.

The practical clock-to-center frequency ratio range is:

\[
\frac{500}{1} \geq \frac{f_{CLK}}{f_0} \geq \frac{100}{1} \text{ or } \left(\frac{50}{1}\right) ; \text{ mode 1b}
\]

\[
\frac{100}{1} \text{ or } \frac{50}{1} \geq \frac{f_{CLK}}{f_0} \geq \frac{100}{\sqrt{2}} \text{ or } \frac{50}{\sqrt{2}} ; \text{ mode 1c}
\]

The input impedance of the S1 pin is clock dependent, and in general R5 should not be larger than 5k. Mode 1b can be used to increase the clock-to-center frequency ratio beyond 100:1. For this mode, a practical limit for the \((f_{CLK}/f_0)\) ratio is 500:1. Beyond this, the filter will exhibit large output offsets. Mode 1c is the fastest mode of operation: In the 50:1 mode and with \((R5 = 0, R6 = \infty)\) the clock-to-center frequency ratio becomes \((50/\sqrt{2})\) and center frequencies beyond 20kHz can easily be achieved as shown in Graph 25. Figure 19 illustrates how to cascade the two sections of the LTC1060 connected in mode 1c to obtain a sharp fourth order, 1dB ripple, BP Chebyshev filter. Note that the center frequency to the BW ratio for this fourth order bandpass filter is 20:1. By varying the clock frequency to sweep the filter, the center frequency of the overall filter will increase proportionally and so will the BW to maintain the 20:1 ratio constant. All the modes of operation yield constant Q’s; with any filter realization the BW’s will vary when the filter is swept. This is shown in Figure 19, where the BP filter is swept from 1kHz to 20kHz center frequency.
 Modes 2, 2a, and 2b have a notch output which frequency, fn, can be tuned independently from the center frequency, f0. For all cases, however, fn < f0. These modes are useful when cascading second order functions to create an overall elliptic highpass, bandpass or notch response. The input amplifier and its feedback resistors (R2/R4) are now part of the resonant loop. Because of this, mode 2 and its derivatives are slower than mode 1’s.

In mode 3 (Figure 11), a single resistor ratio (R2/R4) can tune the center frequency below or above the fCLK/100 (or fCLK/50) ratio. Mode 3 is a state variable configuration since it provides a highpass, bandpass, lowpass output through progressive integration; notches are obtained by summing the highpass and lowpass outputs (mode 3a, Figure 12). The notch frequency can be tuned below or above the center frequency through the resistor ratio (Rh/Ri). Because of this, modes 3 and 3a are the most versatile and useful modes for cascading second order sections to obtain high order elliptic filters. Figure 20 shows the two sections of an LTC1060 connected in mode 3a to obtain a clock tunable 4th order 1dB ripple bandpass Chebyshev filter with (Center Frequency)/(Ripple Bw) = 20/1.

Figure 19. Cascading the Two Sections of the LTC1060 Connected in Mode 1c to Obtain a Clock Tunable 4th Order 1dB Ripple Bandpass Chebyshev Filter with (Center Frequency)/(Ripple Bw) = 20/1.

Because the amplitude response at each output pin does not exceed 0dB. The gain in the passband depends on the ratio of (Rg/Rh2) • (R22/Rh1) • (R21/R11). Any gain value can be obtained by acting on the (Rg/Rh2) ratio of the external op amp, meanwhile the remaining ratios are adjusted for optimum dynamics of the LTC1060 output nodes. The external op amp of Figure 20 is not always required. In Figure 22, one section of the LTC1060 in mode 3a is cascaded with the other section in mode 2b to obtain a 4th order, 1dB ripple, elliptic bandreject filter. This configuration is interesting because a 4th order function with two different notches is realized without requiring an external op amp. The clock-to-center frequency ratio is adjusted to 200:1; this is done in order to better approximate a linear R,C notch filter. The amplitude response of the filter is shown in Figure 23 with up to 1MHz clock frequency. The 0dB bandwidth to the stop bandwidth ratio is 9/1. When the filter is centered at 1kHz, it should theoretically have a 44dB rejection with a 50Hz stop bandwidth. For a more narrow filter than the above, the unused BP output of the
mode 2b section (Figure 22), has a gain exceeding unity which limits the dynamic range of the overall filter. For very selective bandpass/bandreject filters, the mode 3a approach, as in Figure 20, yields better dynamic range since the external op amp helps to optimize the dynamics of the output nodes of the LTC1060.

**Figure 20.** Combining Mode 3 with Mode 3a to Make The 4th Order BP Filter of Figure 21 with Improved Dynamics. The Gain at Each Output Node is \( \leq 0 \) dB for all Input Frequencies.

**Figure 21.** The BP Filter of Figure 20, When Swept From a 2kHz to 20kHz Center Frequency.
Switched capacitor integrators generally exhibit higher input offsets than discrete R, C integrators. These offsets are mainly due to the charge injection of the CMOS switches into the integrating capacitors and they are temperature independent.

The internal op amp offsets also add to the overall offset budget and they are typically a couple of millivolts. Because of this, the DC output offsets of switched capacitor filters are usually higher than the offsets of discrete active filters.

Figure 22. Combining Mode 3 with Mode 2b to Create a 4th Order BR Elliptic Filter with 1dB Ripple and a Ratio of 0dB to Stop Bandwidth Equal to 9/1.

Figure 23. Amplitude Response of the Notch Filter of Figure 22

Figure 24 shows half of an LTC1060 filter building block with its equivalent input offsets \( V_{OS1}, V_{OS2}, V_{OS3} \). All three are 100% tested for both sides of the LTC1060. \( V_{OS2} \) is generally the larger offset. When the \( S_{A/B} \), Pin 6, of the LTC1060 is shorted to the negative supply (i.e., mode 3), the value of \( V_{OS2} \) decreases. Additionally, with \( S_{A/B} \) low, a 20% to 30% noise reduction is observed. Mode 1 can still be achieved, if desired, by shorting the S1 pin to the lowpass output (Figure 25).

Figure 24. Equivalent Input Offsets of 1/2 LTC1060 Filter Building Block

Figure 25. Mode 1(LN): Same Operation as Mode 1 but Lower \( V_{OS2} \) Offset and Lower Noise
**LTC1060 OFFSETS**

### Output Offsets

The DC offset at the filter bandpass output is always equal to \( V_{OS3} \). The DC offsets at the remaining two outputs (Notch and LP) depend on the mode of operation and external resistor ratios. Table 5 illustrates this.

It is important to know the value of the DC output offsets, especially when the filter handles input signals with large dynamic range. As a rule of thumb, the output DC offsets increase when:

1. The Q’s decrease.
2. The ratio \( \frac{f_{CLK}}{f_0} \) increases beyond 100:1. This is done by decreasing either the \( \frac{R2}{R4} \) or the \( \frac{R6}{R5 + R6} \) resistor ratios.

### Table 5

<table>
<thead>
<tr>
<th>MODE</th>
<th>( V_{OSN} ) PIN 3 (18)</th>
<th>( V_{OSSP} ) PIN 2 (19)</th>
<th>( V_{OSLP} ) PIN 1 (20)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1,4</td>
<td>( V_{OS1} \left[ \frac{1}{Q} + 1 + \frac{1}{</td>
<td>H_{OLP}</td>
<td>} \right] - \frac{V_{OS3}}{Q} )</td>
</tr>
<tr>
<td>1a</td>
<td>( V_{OS1} \left( 1 + \frac{1}{Q} \right) - \frac{V_{OS3}}{Q} )</td>
<td>( V_{OS3} )</td>
<td>( V_{OSN} - V_{OS2} )</td>
</tr>
<tr>
<td>1b</td>
<td>( V_{OS1} \left( \frac{1}{Q} + 1 + \frac{R2}{R1} \right) - \frac{V_{OS3}}{Q} )</td>
<td>( V_{OS3} )</td>
<td>( V_{OSN} - V_{OS2} )</td>
</tr>
<tr>
<td>1c</td>
<td>( V_{OS1} \left( \frac{1}{Q} + 1 + \frac{R2}{R1} \right) - \frac{V_{OS3}}{Q} )</td>
<td>( V_{OS3} )</td>
<td>( V_{OSN} - V_{OS2} )</td>
</tr>
<tr>
<td>2, 5</td>
<td>( \left[ \frac{V_{OS3} \left( 1 + \frac{R2}{R1} + \frac{R2}{R3} + \frac{R2}{R4} \right)}{V_{OS3}} - \frac{V_{OS3}}{\frac{R2}{R3}} \right] )</td>
<td>( V_{OS3} )</td>
<td>( V_{OSN} - V_{OS2} )</td>
</tr>
<tr>
<td>2a</td>
<td>( \left[ \frac{V_{OS3} \left( 1 + \frac{R2}{R1} + \frac{R2}{R3} + \frac{R2}{R4} \right)}{V_{OS3}} - \frac{V_{OS3}}{\frac{R2}{R3}} \right] )</td>
<td>( V_{OS3} )</td>
<td>( V_{OSN} - V_{OS2} )</td>
</tr>
<tr>
<td>2b</td>
<td>( \left[ \frac{V_{OS3} \left( 1 + \frac{R2}{R1} + \frac{R2}{R3} + \frac{R2}{R4} \right)}{V_{OS3}} - \frac{V_{OS3}}{\frac{R2}{R3}} \right] )</td>
<td>( V_{OS3} )</td>
<td>( V_{OSN} - V_{OS2} )</td>
</tr>
<tr>
<td>3, 4a</td>
<td>( V_{OS2} )</td>
<td>( V_{OS3} )</td>
<td>( V_{OS3} )</td>
</tr>
</tbody>
</table>

### PACKAGE DESCRIPTION

**N Package**

20-Lead PDIP (Narrow .300 Inch)

(Reference LTC DWG # 05-08-1510)

---

**NOTE:**

1. DIMENSIONS ARE IN INCHES

---

**THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.254mm)**

---

Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.
J Package
20-Lead CERDIP (Narrow .300 Inch, Hermetic)
(Reference LTC DWG # 05-08-1110)

OBSCOLE PACKAGE

SW Package
20-Lead Plastic Small Outline (Wide .300 Inch)
(Reference LTC DWG # 05-08-1520)