

ANALOG Technical notes on using Analog Devices products and development tools Visit our Web resources http://www.analog.com/ee-notes and http://www.analog.com/processors or **DEVICES** visit our vees resources intermediately remain processor.support@analog.com or processor.tools.support@analog.com for technical support.

# **Estimating Power for ADSP-21560/21561/21564/21568 SHARC+ Processors**

Contributed by Chitneedi; Tejaswi

*Rev 1 – April 3, 2025* 

#### Introduction

This Engineer-to-Engineer application note describes how to estimate power consumption on the ADSP-21560/21561/21564/21568 processors, which include the SHARC high-performance cores and several peripherals, accelerators, and Direct Memory Access (DMA) channels. These processors have multiple power domains and clock domains. Analog Devices provides a simple methodology for estimating the total System-on-Chip (SoC) power consumption that is dependent on processor activity usage.

Power estimates are based on design simulations and characterization data, measured across power supply voltage, core and system clock frequency, and junction temperature (T<sub>J</sub>). The power can vary depending on how a customer uses the on-chip ADSP-21560/21561/21564/21568 processor resources. Power consumption cannot be estimated accurately without an understanding of the components in use and their usage patterns. By providing the usage parameters, board designers can obtain accurate consumption estimates developing power supply and thermal relief solutions for for 21560/21561/21564/21568 processor-based products.

Refer to the ADSP-21560/21561/21564/21568 1GHz SHARC+ DSP Data Sheet<sup>[1]</sup> for specific details described in this EE-note:

- Operating conditions-supported power supply ranges
- Electrical Characteristics and Total Internal Power Dissipation -current specifications

The ADSP-21560/21561/21564/21568 Power Calculator Tool<sup>[2]</sup> software performs power calculations and is provided with this EE-note. The software helps users obtain a total power profile by populating the spreadsheet cells with data from the processor data sheet<sup>[1]</sup> and calculations specific for an intended application. The note explains the situations related to the power calculator, that are not described in the data sheet.

This EE-note also describes how to provide the input to the power calculator software to obtain a full power profile for an application. It describes how the calculations are done and how the results contribute to the overall power profile.



#### **Power Domains**

There are multiple power domains associated with the ADSP-21560/21561/21564/21568 processor. Its total power consumption is the sum of the power consumed across all the power domains.

These power domains are significant contributors to the overall power profile:

- V<sub>DD INT</sub>-most internal on-chip logic (for example, core, accelerators, DMA engines, etc.)
- V<sub>DD\_EXT</sub>-for example, I/O pad ring, JTAG
- V<sub>DD\_REF</sub>-I/O reference supply

## Estimating Internal Power Consumption (PDD INT TOT)

The total power consumption for the on-chip logic ( $V_{DD\_INT}$  supply) is the sum of the static (leakage) and dynamic (switching) power components. The dynamic component depends primarily on processor activity, which includes the instruction execution sequence, the data operands involved, and the instruction rate on each core. The dynamic component also depends on the number of active peripherals and accelerators, their clock rates, and any associated DMA data traffic. Dynamic current is also influenced by temperature. The static part is independent of processor activity and is only a function of temperature and voltage.

The internal current ((I<sub>DD\_INT\_TOT</sub>) consumed by the ADSP-21560/21561/21564/21568 processors is comprised of:

- Idd int static: leakage current
- IDD INT CCLK SHARCO DYN: dynamic current in the CCLK domain for the SHARC core
- I<sub>DD\_INT\_XCLK\_DYN</sub>: dynamic current in the XCLK domain (no other activity)
- I<sub>DD INT</sub> sysclk <sub>DYN</sub>: dynamic current in the SYSCLK domain (no other activity)
- IDD INT SCLKO DYN: dynamic current in the SCLKO domain (no other activity)
- IDD\_INT\_SCLK1\_DYN: dynamic current in the SCLK1 domain (no other activity)
- IDD INT OCLK DYN: dynamic current in the OCLK domain (no other activity)
- I<sub>DD INT\_DMA\_DR\_DYN</sub>: dynamic current consumed due to DMA activity
- I<sub>DD INT ACCL DYN</sub>: dynamic current consumed by the FIR/IIR accelerator blocks

The total internal current can be expressed as the sum of each of the components, where there is a single static power component and several dynamic power components that must be included in the overall power profile.

Maximum specifications for I<sub>DD\_INT</sub> are provided in the processor data sheet at specific voltages, frequencies, and temperatures. The following sections describe how to use the data sheet information to calculate the total power requirements of a specific application.

#### **Estimating Total IDD INT Dynamic Current**

Because of the multi-featured clock and power capabilities of the ADSP-21560/21561/21564/21568 processors, there are many contributors to the overall dynamic component. These components consist of power consumed by the core. While an application can disable clocks to the different domains, each



component must be evaluated to determine what factors to account for. These components define how to compute the power dissipation for any combination of active domains.



The dynamic current data (part of this EE-note) and associated power calculator spreadsheet applies to maximum junction temperature of 125°C and the worst-case (highest-power) fabrication process.

#### Core Dynamic Current

The Core Dynamic Current includes the currents for IDD\_INT\_CCLK\_SHARC\_DYN.

The ADSP-21560/21561/21564/21568 processor data sheet provides the baseline dynamic current consumption specifications, which are obtained with the processor running a *typical* application. It is represented in the data sheet by the IDD-TYP specification.

However, these conditions do not represent all possible application code. The silicon process variation is also ignored, which influences the power profile because of non-uniform transistor physics across the silicon. When making decisions regarding the power supply design, the worst-case scenario must always be considered.

The above assumptions are addressed using different tables in the data sheet, to extrapolate and obtain the maximum requirements for the power supply designs:

- *Dynamic Current* tables—provide the maximum (across process and temperature) core dynamic current specification as a function of voltage (V<sub>DD\_INT</sub>) and frequency (f<sub>CCLK</sub>), while running *typical* application code.
- Activity Scaling Factor (ASF) tables—describe discrete dynamic activity levels to provide insight on how the dynamic current scales with changing loads on the core.

Using these combined specifications, the dynamic component of core power consumption can be obtained by multiplying the baseline spec obtained from the *Dynamic Current* tables and the associated *Activity Scaling Factor*, as further explored in the following sections.

#### **SHARC Core ASF Vectors**

The ASFs for the SHARC Core table in the data sheet defines these vectors:

- I<sub>DD-IDLE</sub> –SHARC core executing the IDLE instruction only
- I<sub>DD-NOP</sub> –SHARC core executing 100% NOPs
- I<sub>DD-TYP\_3070</sub>—SHARC core executing 30% floating-point (FP) multiply/add/subtract and store instructions and 70% NOPs
- I<sub>DD-TYP\_5050</sub>—SHARC core executing 50% floating-point (FP) multiply/add/ subtract and store instructions and 50% NOPs
- I<sub>DD-TYP\_7030</sub>—SHARC core executing 70% floating-point (FP) multiply/add/ subtract and store instructions and 30% NOPs (used for IDD-TYP specification)
- I<sub>DD-PEAK\_100</sub>—SHARC core executing 100% floating-point (FP) multiply/add/subtract and store instructions





The test code used to measure I<sub>DD-PEAK\_100</sub> represents the worst-case core operation and is not sustainable under normal application conditions.

In addition to the ASFs, the ADSP-21560/21561/21564/21568 Power Calculator Tool <sup>[2]</sup> software defines the following vector on the *Core Activity Factors* tab:

■ IDD-CLOCK GATED: SHARC core clock disabled (no dynamic power)

## **Using ASFs to Establish Application-Specific Total Average Power Profile**

Once the baseline dynamic current specification from the  $Dynamic\ Current$  tables is obtained from the spread sheet cell associated with the CCLK frequency ( $f_{CCLK}$ ) and the input voltage ( $V_{DD\_INT}$ ) of interest, the next step is to analyze the application to identify and apply the proper ASFs. The application must be broken down into percentages of time spent in states associated with one of these standard power vectors. With knowledge of the program flow and an estimate of the percentage of time spent at each activity level, the baseline dynamic current and the corresponding ASF can be used to determine the average dynamic current consumption for each core.

For example, I<sub>DD\_INT\_CCLK\_SHARC\_DYN</sub> for the SHARC core in a specific application can be calculated according to <u>Equation 1</u>, where "%" is the percentage of the overall time that the application spends in that state:

#### Equation 1:Total Individual Core Dynamic Current

```
IDD_INT_CCLK_SHARC_DYN = (% Peak activity level x IDD-PEAK_100 ASF x IDD_INT_CCLK_SHARC_DYN) +

(% High activity level x IDD-TYP_7030 ASF x IDD_INT_CCLK_SHARC_DYN) +

(% Moderate activity level x IDD-TYP_5050 ASF x IDD_INT_CCLK_SHARC_DYN) +

(% Low activity level x IDD-TYP_3070 ASF x IDD_INT_CCLK_SHARC_DYN) +

(% NOP activity level x IDD-NOP ASF x IDD_INT_CCLK_SHARC_DYN) +

(% IDLE activity level x IDD-IDLE ASF x IDD_INT_CCLK_SHARC_DYN) +

(% CCLK disabled x IDD-CLOCK GATED ASF x IDD_INT_CCLK_SHARC_DYN)
```

Note that the  $I_{DD\_INT\_CCLK\_SHARC\_DYN}$  output is the average current, whereas the  $I_{DD\_INT\_CCLK\_SHARC\_DYN}$  inputs are with ASF = 1.0. Consider a SHARC core application that is continuously running and never idles, where the core activity is:

- IDD-PEAK 100 activity level—10%
- IDD-TYP 7030 activity level—20%
- I<sub>DD-TYP</sub> 5050 activity level–50%
- IDD-TYP\_3070 activity level—10%
- I<sub>DD-NOP</sub> activity level–10%
- Idd-idle and Idd-clock gated activity level −0%



## Applying Equation 1 to this profile yields:

```
IDD_INT_CCLK_SHARC_DYN = (0.1 x IDD-PEAK_100 ASF x IDD_INT_CCLK_SHARC_DYN) +
(0.2 x IDD-TYP_7030 ASF x IDD_INT_CCLK_SHARC_DYN) + (0.5 x IDD-TYP_5050 ASF x IDD_INT_CCLK_SHARC_DYN)
+ (0.1 x IDD-TYP_3070 ASF x IDD_INT_CCLK_SHARC_DYN) +
(0.1 x IDD-NOP ASF x IDD_INT_CCLK_SHARC_DYN)
```

#### Estimating System Clock Tree Currents

The ADSP-21560/21561/21564/21568 processors have multiple system clock domains to clock the system buses, various peripherals, DMA controllers and L2 memory. Each of these clock domains consumes power that dissipates in the internal power domain due to its respective clock toggling inside the chip. Additional power consumed by the peripherals and DMA (when active) is attributed to individual peripherals and DMAs running in the system. The power is estimated separately and added to the baseline system power when the total power profile is calculated.

There are four major system clock domains on the ADSP-21560/21561/21564/21568 processors:

- SYSCLK
- SCLK0
- SCLK1
- XCLK



In ADSP-21560/21561/21564/21568 processors, DCLK is renamed as XCLK because xSPI is clocked from the XCLK from CGU0.

There is also a programmable output clock (OCLK), which can be generated by one of the CGUs and routed to an external pin on the processor. It has a small influence on the overall power profile.

To estimate the impact to the current consumed in the  $V_{DD\_INT}$  domain because of each of these system clocks, unique scaling factors are furnished in the processor data sheet.

The factors represent the currents consumed per MHz per volt in each system clock domain; therefore, V<sub>DD</sub> INT is in terms of volts, and f<sub>XXX</sub> is in terms of MHz in the system clock dynamic current equations:

- $I_{DD\_INT\_XCLK\_DYN} = 0.021 \text{ x } V_{DD\_INT} \text{ x } f_{XCLK}$
- $I_{DD\_INT\_SYSCLK\_DYN} = 0.254x \ V_{DD\_INT\_x} \ f_{SYSCLK}$
- $I_{DD\_INT\_SCLK0\_DYN} = 0.066 \text{ x } V_{DD\_INT} \text{ x } f_{SCLK0}$
- $I_{DD\_INT\_SCLK1\_DYN} = 0.008 \times V_{DD\_INT} \times f_{SCLK1}$
- $I_{DD\_INT\_OCLK\_DYN} = 0.026 \text{ x } V_{DD\_INT} \text{ x } f_{OCLK}$





The scaling factor for each of the system clock dynamic current equations is in units of mA/MHz/V; therefore, the result for each is in terms of mA.

### Estimating DMA Contribution to Internal Dynamic Current (IDD\_INT\_DMA\_DR\_DYN)

Different types of DMA transactions in the system result in additional power consumption:

- DMA transfers between the various memory spaces
- DMA transfers from memory to peripherals
- DMA transfers from peripherals to memory

Power consumption varies with the number of running DMA channels and the rate at which they move data through the system. To estimate DMA power consumption, three power profiles are available in the DMA Peripheral Usage, pull-down in the  $V_{DD\_INT}$  Clock Domains & DMA Rates table in the ADSP-21560/21564/21568 Power Calculator Tool<sup>[2]</sup> software:

- HIGH—comprised of high-speed MDMA, multiple low-speed MDMAs, and several high-speed peripheral DMAs running simultaneously in the system for a combined throughput of approximately 4636 Mbps.
- **MEDIUM**—comprised of medium-speed MDMA, multiple low-speed MDMAs, and several low-speed peripheral DMAs running simultaneously in the system for a combined throughput of approximately **2436** Mbps.
- LOW—comprised of low-speed MDMA and several low-speed peripheral DMAs running simultaneously in the system for a combined throughput of approximately 328 Mbps.

To estimate the DMA dynamic current (I<sub>DD\_INT\_DMA\_DR\_DYN</sub>) in the application, the combined data bandwidth of all the DMAs running in the system determines which profile to select as the closest match to the actual application and use as the I<sub>DD\_INT\_DMA\_DR\_DYN</sub> component for the I<sub>DD\_INT\_TOT</sub> calculation.

#### High DMA Configuration

The following peripheral and memory DMAs are active in this high DMA configuration:

- 8 SPORTS at 62.5 MHz in RX mode with PRI/SEC enabled (writing data to L2 memory)
- 8 SPORTS at 62.5 MHz in TX mode with PRI/SEC enabled (reading data from L2 memory)
- SPI2/SPI1 in quad mode, SPI0 in dual mode TX operation at 62.5 MHz (reading data from L2 memory)
- One medium speed MDMA transferring data from L1 to L2 memory
- One medium speed MDMA transferring data from L2 to L1 memory
- One medium speed MDMA transferring data from xSPI to L1 memory (xSPI at 166MHz)
- One high speed MDMA transferring data from L1 memory to L2

In this configuration, the  $I_{DD\_INT\_DMA\_DR\_DYN}$  component (see the  $V_{DD\_INT}$  DMA Usage tab of the ADSP-21560/21564/21568 Power Calculator Tool<sup>[2]</sup> software) is 130 mA.

#### Medium DMA Configuration

The following peripheral and memory DMAs are active in this medium DMA configuration:



- 8 SPORTS at 62.5 MHz in RX mode with PRI/SEC enabled (writing data to L2 memory)
- 8 SPORTS at 62.5MHz in TX mode with PRI/SEC enabled (reading data from L2 memory)
- SPI2/SPI1 in quad mode, SPI0 in dual mode TX operation at 62.5MHz (reading data from L2 memory)
- One medium speed MDMA transferring data from L1 to L2 memory
- One medium speed MDMA transferring data from xSPI to L1 memory (xSPI at 166MHz)

In this configuration, the I<sub>DD\_INT\_DMA\_DR\_DYN</sub> component (see the *V<sub>DD\_INT</sub> DMA Usage* tab of the ADSP-21560/21561/21568 Power Calculator Tool<sup>[2]</sup> software) is 67.3 mA.

#### Low DMA Configuration

The following peripheral and memory DMAs are active in this low DMA configuration:

- 8 SPORTS at 62.5 MHz in RX mode with PRI/SEC enabled (writing data to L2 memory)
- 8 SPORTS at 62.5 MHz in TX mode with PRI/SEC enabled (reading data from L2 memory)
- SPI2/SPI1 in quad mode, SPI0 in dual mode TX operation at 62.5 MHz (reading data from L2 memory)

In this configuration, the  $I_{DD\_INT\_DMA\_DR\_DYN}$  component (see the  $V_{DD\_INT}$  DMA Usage tab of the ADSP-21560/21564/21568 Power Calculator Tool<sup>[2]</sup> software is 19 mA.



The I<sub>DD\_INT\_DMA\_DR\_DYN</sub> component value specified for each of the three previous configurations is the difference between I<sub>DD\_INT</sub> current measurements obtained empirically on the ADSP-21560/21561/21564/21568 processors evaluation platform. The difference is measured before and after enabling the indicated DMA activity.

#### Estimating Accelerator Contribution to Internal Dynamic Current (IDD\_INT\_ACCL\_DYN)

The high-performance system accelerators (FIR and IIR) consume some current in the  $V_{DD\_INT}$  domain. The total accelerator current is defined as the sum of the current consumed by each of the blocks.

 $I_{DD}$  int accl dyn =  $I_{DD}$  int accl fire dyn +  $I_{DD}$  int accl iire sw dyn

For a peak-typical FIR use case, the I<sub>DD\_INT\_ACCL\_FIR\_DYN</sub> current is 156.5 mA. For a peak-typical IIR use case, the I<sub>DD\_INT\_ACCL\_IIR\_DYN</sub> current is 42.6 mA.

### **Estimating Total Static Current (IDD INT STATIC)**

The static current (I<sub>DD\_INT\_STATIC</sub>) dissipated across the entire device in the V<sub>DD\_INT</sub> power domain results from transistor leakage. It is present when power is applied to the power domains, even when all the internal clocks are shut off (by gating/cutting the SYS\_CLKIN to the ADSP-21560/21561/21564/21568 processor) and the device is held in reset. Alone, static current is solely a function of junction temperature (T<sub>J</sub>) and voltage (V<sub>DD\_INT</sub>). Unlike dynamic current, it does not need to be adjusted for discrete core activity levels. I<sub>DD\_INT\_STATIC</sub> can be obtained by finding the value corresponding to the application conditions (such as at a specific V<sub>DD\_INT</sub> and T<sub>J</sub>) in the *Static Current* table of the *ADSP-21560/21561/21564/21568 1GHz SHARC+DSP Data Sheet*<sup>[1]</sup>.





The IDD\_INT\_STATIC specifications in the *Static Current* table in the data sheet are maximum specifications that account for the wafer fabrication process.

Because the static power component is constant for a given voltage and temperature, it is added to the total estimated dynamic current when calculating the total power consumption due to the processor core logic. When a customer develops power supply and thermal relief designs, ensure that the highest expected junction temperature and voltage is used when extracting data from the *Static Current* table of the data sheet.

## **Estimating External Power Consumption**

External power consumption consists of PDD EXT and PDD REF.

Total external power consumption (PDD\_EXT\_TOT, dissipated in the VDD\_EXT) depends on these parameters:

- O-number of output pins associated with the interface
- TR-toggle ratio (percentage of pins that switch for any given cycle)
- f-maximum frequency at which the output pins can switch
- V<sub>DD\_EXT</sub> –voltage swing of the output pins
- C<sub>L</sub>—load capacitance of the output pins
- U-utilization factor (percentage of time for which peripheral is on and running)



In addition to the input capacitance of each device connected to an output, the total capacitance (C<sub>L</sub>) must include the capacitance of the processor pin (C<sub>OUT</sub>), which is driving the load.

The worst-case external pin power scenario occurs when the load capacitor charges and discharges continuously. This requires the pin to toggle in each cycle in terms of external power supply, over the maximum V<sub>DD\_EXT</sub> voltage swing (as specified in the data sheet). The maximum switching frequency (f) of a peripheral clock is twice the maximum toggling frequency (f/2) because the data pin state can change only once per clock cycle. When considering the full current profile for the V<sub>DD\_EXT</sub> power domain, there are several peripherals that can contribute to it. Each peripheral must be considered separately and then added together to form the single I<sub>DD</sub> EXT component of the total estimated power dissipation.

Equation 2 calculates the average external current (I<sub>DD</sub> <sub>EXT</sub>) using the previous parameters:

Equation 2:Total External Current (IDD EXT) Calculation

$$I_{DD EXT} = O x f x V_{DD EXT} x C_L x U x TR$$

Estimated average external power consumption (P<sub>DD</sub> <sub>EXT</sub>) can then be calculated as:

$$P_{DD EXT} = V_{DD EXT} \times I_{DD EXT}$$

Substituting from Equation 2, this calculation yields:

$$P_{DD EXT} = V_{DD EXT}^2 \times O \times f \times C_L \times U \times TR$$

<u>Table 1: V<sub>DD\_EXT</sub> Power Consumption Example</u> is an excerpt from the example application use case in the  $V_{DD\_EXT}$  Power Domain tab of the ADSP-21560/21561/21564/21568 Power Calculator Tool<sup>[2]</sup>. It shows the SPORT interface portion to clearly illustrate the concept.



Table 1: V<sub>DD\_EXT</sub> Power Consumption Example

| eripheral Frequency in Hz (f)  |  | Number of Output Pins (O) |   |  |  |
|--|--|---------------------------|---|--|--|
| SPORT0-7 - Data pins   | 3.13 E+07  | 16                        |   |  |  |
| Pin Capacitance in Farads (C <sub>L</sub> )                                      | Toggle Ratio (TR)  | Utilization Factor(U)     | V <sub>DD_REF</sub> current per IO (mA) |  |  |
| 3.00E-11   | 0.25   | 1.00                      | 0.4                                     |  |  |
| $V_{DD\_EXT}(V)$   | $V_{DD\_R\!$ | $P_{DD\_EXT}(mow)$        | P <sub>DD_REF</sub> (mW)                |  |  |
| 3.30   | 1.80   | 40.838                    | 11.520                                  |  |  |
| Notes  |  |                           |   |  |  |
| 31.25MHz max frequency cycle, 2 pins per SPORT x 8 (16 pins @ 0.25 toggle ratio) |  |                           |   |  |  |

## Estimating I/O Reference Power Consumption (PDD REF)

The I/O reference supply power consumption (P<sub>DD\_REF</sub>) depends on the frequency of I/O switching as depicted in <u>Table 2</u>.

Table 2:VDD\_REF Current per I/O

| Frequency of I/O Switching (MHz) | V <sub>DD_REF</sub> Current per I/O (mA) |
|----------------------------------|--|
| 32 MHz or less                   | 0.4 mA                                   |
| 33 MHz through 62.5 MHz          | 0.8 mA                                   |
| 63 MHz through 125 MHz           | 1.1 mA                                   |

The additional contribution for the  $V_{DD\_REF}$  current results from the internal oscillator (10 mA), One Time Programmable Memory Controller (OTPC = 18 mA), and the Media Local Bus (MLB = 20 mA), which can used as is for calculation purposes.

# General Guidelines for Power Supply and Thermal Relief Designs

While estimating average total power associated with a given application, power supply and thermal relief designs must always consider the worst-case scenario to prevent operational failures. Failures can happen with the processor operating out-of-spec because of a sagging power rail or an out-of-bounds junction temperature. The following sections provide specific recommendations when using this methodology.

#### **Power Supply Sizing Recommendations**

Use the following recommendations when estimating the power supply sizing.



#### Do:

• Use the maximum expected voltages associated with all the influencing power domains involved in each of the look-up tables and computations discussed throughout this EE-note.



Power supply should be designed to remain tuned to nominal voltages throughout its lifetime.

- Use the junction temperature associated with the maximum ambient temperature (TA) expected for this application, for all temperature-related lookups, and computations discussed throughout this EEnote.
- Use the highest ASF possible for the running application.
- Separately calculate the power dissipation from each unique voltage domain.

#### Do Not:

- Use typical IDD, nominal voltage, or room temperature specifications.
- Use the total device power alone.

#### **Thermal Relief Recommendations**

Use the following recommendations when evaluating thermal relief solutions.

#### Do:

Use nominal voltages.



Power supply should be designed to remain tuned to nominal voltages throughout its lifetime

- Use the junction temperature (T<sub>J</sub>) that the processor is expected to be subjected to.
- Use the full-on-typical (or lower) ASF to match realistic application code activity levels.
- Calculate total thermal power for all voltage domains

#### Do Not:

- Use the typical I<sub>DD</sub> specifications or room temperature when calculating thermal power.
- Use maximum voltage. (This is not realistic, as any transient exceeds the maximum voltage specification.)

# **Example Application Using the Power Calculator**

This section provides an example application to illustrate how to use the ADSP-21560/21561/21564/21568 Power Calculator Tool<sup>[2]</sup>. There are three dialog tabs in the power calculator software that contain color-coded cells, plus the guidance to populate the yellow cells with the needed system settings. The software directs the calculator to automatically populate the green cells with data from other spreadsheet tabs or with



a calculated result based on user inputs. Some of the yellow cells are free form, whereas others are selectable using a drop-down selection arrow. The following sections describe what user input is required on each power calculator tab to calculate the overall power dissipation estimate.

#### **Power Estimation Tab**

The Power Estimation tab for ADSP-21560/21561/21564/21568 Power Calculator Tool<sup>[2]</sup> is the main interface, where input is supplied to properly model the intended system. On this tab, the user must provide all the information for the system power supplies and clock rates. User also supplies other components that influence the overall power dissipation discussed in this EE-note (for example, core activity and DMA rates). This tab works with other spreadsheet tabs to calculate the total power dissipation for the application, based on all the configurable system-dependent parameters.

The example application values used in this EE-note derives its values from the default Power Estimation tab.

The default *Power Estimation* tab is pre-filled with data in the following list:

- Junction temperature at 125°C, to capture data at a worst-case temperature
- SHARC core running at 1GHz, with all other clocks at their maximum supported speeds
- A typical load profile of 70-30 considered for SHARC (executes floating-point multiplication, addition, subtraction, and store instructions 70% of the time and 30% NOPs)
- All instances of FIR and IIR accelerators infuse at 50% on time.
- DMA bandwidth considered HIGH
- 8xSPORT, and 3x SPI are considered the peripherals using and actively consuming I/O power.



Users can simulate any use case or application by modifying the default settings and configurations.

#### Set the Power Domains and Junction Temperature

Begin by setting the power domains and junction temperature to the maximum levels expected by the application. For example, consider a design with the measurements:

- $V_{DD INT} = 0.9 V$
- $V_{DD EXT} = 3.3 V$
- $V_{DD REF} = 1.8 V$
- $T_1 = 125^{\circ}C$

The V<sub>DD\_INT</sub> domain and T<sub>J</sub> values are used as inputs to look-up tables on other power calculator tabs to extract the needed current dissipation data for a calculation. Select the values using the drop-down selection lists in the *Operating Conditions* table on the *Power Estimation* tab. Make the selections based on the discrete levels defined in the *Static* and *Dynamic Current* tables of the ADSP-21560/21561/21564/21568 Data Sheet.





The *Static* and *Dynamic Current* tables included in the power calculator are from the referenced processor data sheet. Always verify that the data in the calculator matches with the data in the current data sheet to ensure that the proper specifications are included.

Configure the other relevant power domains on the *Power Estimation* tab. Manually input the appropriate values for the  $V_{DD\_EXT}$  (in the  $V_{DD\_EXT}$  section),  $V_{DD\_REF}$  (in the  $V_{DD\_REF}$  section) domains into the relevant yellow cells. The calculator computes the current and/or power in the associated green cells.



There is no error-checking built into the calculator for the range of these power domains. A *Configuration Warning* is associated with each of these yellow cells indicating that the input values must be verified by referring to the processor data sheet.

The V<sub>DD</sub> EXT and V<sub>DD</sub> REF are influenced by activity on the V<sub>DD</sub> EXT & V<sub>DD</sub> REF Power tabs, respectively.

#### Set the Clocks

Input all the clock information that defines the dynamic currents expected throughout the system. For example, consider a design that uses the following values:

- $f_{CCLK SHARC} = 1000 MHz$
- $f_{XCLK}$ = 166 MHz
- $f_{SYSCLK} = 500 \text{ MHz}$
- $f_{SCLK0} = 125 \text{ MHz}$
- $f_{SCLK1} = 333 \text{ MHz}$
- $f_{OCLK} = 125 \text{ MHz}$

Input the values into the corresponding yellow cells of the *Clock Domains & DMA Rates* table. The calculator computes the associated dynamic current in the adjacent green cells.



There is no error-checking built into the calculator for the range of these operating frequencies. A *Configuration Warning* is associated with each of these yellow cells indicating that the input values input must be verified by referring to the processor data sheet.

#### Set the Activity Scaling Factors (ASFs)

As discussed in <u>Using ASFs to Establish Application-Specific Total Average Power Profile</u> analyze the application and determine the core loads to associate with the application. This step establishes the dynamic power dissipation component for each core that is handled in the yellow cells in the *COREx Average ASF* tables in the V<sub>DD\_INT</sub> section of the *Power Estimation* tab. The proper cell value is a fractional number that ranges from 0.0 through 1.0. This indicates the percentage of time spent by the application at that discrete ASF level. The calculator outputs the *Average ASF* (as described by Equation 1) in the green cell based on the data on the *Core Activity Factors* tab.





There is no error-checking built into the calculator for the sum of these percentages. A hover message indicating that the *Sum of these fractions should be 1* is displayed, to advise the user when inputting data in this section.



The ASF tables included in the power calculator are from the referenced processor data sheet. Always verify that the data in the calculator matches the data in the current data sheet to ensure that the proper specifications are included.

A power supply design should use a maximum power dissipation profile that accounts for the worst-case scenario. However, to establish an average power profile, the calculator is built to account for all the discrete ASF levels defined by *ADSP-21560/21561/21564/21568 1GHz SHARC+ DSP Data Sheet*<sup>[1]</sup>. The yellow cells can be populated to reflect the actual system model.

For example, after analyzing the application, it is determined that the following describes the core activity levels:

■ SHARC Core–100% typical application (70-30 profile)

While providing input to the calculator, the corresponding average ASFs are defined as:

■  $ASF_{SHARC} = 1.00$ 

The ASF is used by the calculator to compute the dynamic current in the green cells in the *Contribution* (mA) column, plus the *Clock Domains & DMA Rates* table.

#### Set the Accelerator Resource Usage

The system accelerator engines (FIR, IIR) dissipate dynamic power in the  $V_{DD\_INT}$  domain. This is as part of the total internal dynamic current ( $I_{DD\_INT\_TOT}$ ) equation in the 'Total internal power dissipation' section of processor data sheet. This power is mentioned in the  $V_{DD\_INT}$  section of the *Power Estimation* tab in a series of yellow cells in the *Resource Usage* table. These yellow cells should be written with the percentage of time for which each instance of FIR or IIR is active. Fifty percent (50%) active time is the default. The selectable mode options for each row insert a look-up value into the associated tables on  $V_{DD\_INT}$  Accelerators of the calculator.

Only the Peak usage setting is available, as discussed in <u>Estimating Accelerator Contribution to Internal</u> Dynamic Current (IDD INT ACCL DYN).

For example, when all instances of FIR and IIR (at 50% active time) are being used, then

 $I_{DD \text{ INT ACCL DYN}} = 78.25 \text{mA} + 21.30 \text{mA} = 99.55 \text{mA}.$ 

#### Select Appropriate DMA Activity Level

The final user input required on the Power Estimation tab is the *DMA/Peripheral Usage row in the Clock Domains & DMA Rates* table in the V<sub>DD\_INT</sub> section. Here that the user must select from the three defined profiles discussed in Estimating Accelerator Contribution to Internal Dynamic Current (IDD\_INT\_ACCL\_DYN) as the closest match to the system data activity. When selected using the yellow drop-down selection, the corresponding look-up value from the I<sub>DD\_INT\_DMA\_DR\_DYN</sub> column on the V<sub>DD\_INT</sub> *DMA Usage* tab populates the corresponding green cell in the *Contribution (mA)* column.

When considering serial peripherals, with additional MDMA, select a HIGH profile (4636 Mbps).

The value for DMA contribution is I<sub>DD</sub> INT DMA DR DYN = 130 mA



#### **V<sub>DD EXT</sub> & V<sub>DD REF</sub> Power Domain Tab**

The  $V_{DD\_EXT} \& V_{DD\_REF}$  Power Domain tab is used to calculate the contribution to power from SPORTs and SPI peripherals.

#### Calculating V<sub>DD\_EXT</sub> Power

Using the  $V_{DD}$  EXT &  $V_{DD}$  REF Power Domain tab, identify:

- Each V<sub>DD\_EXT</sub> power domain peripheral that is in use in the system, modelling its power profile as a function of how often it is active
- How many pins switch
- The load capacitance associated with the pins
- The voltage swing on the pins
- The frequency at which the pins can switch

Like the *Power Estimation* tab, the yellow cells require user input, and the green cells are populated by the calculator. The V<sub>DD\_EXT</sub> column is automatically populated from the *Power Estimation* tab. The user must fill in the yellow cells. Consider an application that uses eight serial ports (SPORTs), and three SPIs. For a rough estimation, consider external frame syncs for SPORTs and low target selects for SPIs. Most of the columns populate with the appropriate clock frequencies. However, some frequency area functions depend on the peripheral configuration. The configuration includes the pin capacitance from the design, the application's use of the peripheral (see <u>Estimating External Power Consumption</u>) the *Number of Output* pins, and the *Utilization Factor*.

With the following peripheral configuration information, <u>Table 3: Example VDD\_EXT Peripheral Usage</u>, would represent such a system, once the user:

- Inputs the proper number of output pins (O)
- Makes a reasonable guess of the number of pins switching in any given cycle (TR)
- Populates the frequency (f) and load capacitance (C<sub>L</sub>)
- Supplies information about the percentage of the time the peripheral is enabled (U)

The  $P_{DD\_EXT}$  (mW) column contains the results of the calculator applying Equation 2: Total External Current (IDD\_EXT) Calculation to the input data in the other columns. The sum of the power contributions from each of the individual peripheral components is calculated at the bottom of the column. Peripherals can be added or deleted from this profile by inserting or removing rows.



Table 3: Example V<sub>DD\_EXT</sub> Peripheral Usage

| Peripheral            | Frequency<br>in Hz (f) | Output  | Pin<br>Capacitance<br>in Farads<br>(cL) |       | Utilization<br>Factor (U) | V <sub>DD_REF</sub> _<br>current<br>per IO<br>(mA) | VDD_EXT (V) | Vdd <u>-</u> ref<br>(V) | P <sub>DD_EXT</sub> (mW) | P <sub>DD_REF</sub> (mW) | Notes  |
|-----------------------|------------------------|---------|---|-------|---------------------------|--|-------------|-------------------------|--------------------------|--------------------------|--|
| SPORT0-7<br>Data pins | 3.13E+07               | 16      | 3.00E-11                                | 0.25  | 1.00                      | 0.4  | 3.30        | 1.80                    | 40.838                   | 11.520                   | 31.25 MHz max frequency cycle, 2 pins per SPORT x 8 (16 pins at 0.25 toggle ratio) |
| SPORT0-7 -<br>Clock   | 6.25E+07               | 8       | 3.00E-11                                | 1     | 1.00                      | 0.8  | 3.30        | 1.80                    | 163.350                  | 11.520                   | 62.5Mhz operation  |
| SPI2<br>Data pins     | 3.13E+07               | 4       | 3.00E-11                                | 0.25  | 1.00                      | 0.4  | 3.30        | 1.80                    | 10.209                   | 2.880                    | 31.25 MHz max frequency cycle,<br>Quad mode<br>(4 pins at 0.25 toggle ratio)       |
| SPI2 - Clock          | 6.25E+07               | 1       | 3.00E-11                                | 1     | 1.00                      | 0.8  | 3.30        | 1.80                    | 20.419                   | 1.440                    | 62.5 MHz operation   |
| SPI1 - Data<br>pins   | 3.13E+07               | 4       | 3.00E-11                                | 0.25  | 1.00                      | 0.4  | 3.30        | 1.80                    | 10.209                   | 2.880                    | 31.25 MHz max frequency cycle,<br>Quad mode<br>(4 pins at 0.25 toggle ratio)       |
| SPI1- Clock           | 6.25E+07               | 1       | 3.00E-11                                | 1     | 1.00                      | 0.8  | 3.30        | 1.80                    | 20.419                   | 1.440                    | 62.5 MHz operation   |
| SPI10<br>Data pins    | 3.13E+07               | 2       | 3.00E-11                                | 0.25  | 1.00                      | 0.4  | 3.30        | 1.80                    | 5.105                    | 1.440                    | 31.25 MHz max frequency cycle,<br>Dual mode (2 pins at 0.25 toggle<br>ratio)       |
| SPI0- Clock           | 6.25E+07               | 1       | 3.00E-11                                | 1     | 1.00                      | 0.8  | 3.30        | 1.80                    | 20.419                   | 1.440                    | 62.5 MHz operation   |
| Total Exter           | nal Power              | Dissipa | ntion (mW)                              | Total | V <sub>REF</sub> Diss     | sipation (1  | nW)         |                         | 290.97<br>75.960         |                          |  |



#### Calculating VDD\_REF Power

The  $V_{DD\_REF}$  power is automatically calculated in the same spreadsheet as  $V_{DD\_EXT}$  power, since both are related to I/O switching of peripherals. The calculation is done by referring to <u>Table 4</u> for each I/O pin.

Table 4:I/O V<sub>REF</sub> Current for P<sub>DD\_REF</sub> Calculation

| Frequency of I/O Switching (MHz) | V <sub>DD_REF</sub> Current per IO (mA) |
|----------------------------------|---|
| 32 MHz or less                   | 0.4 mA                                  |
| 33 MHz through 62.5 MHz          | 0.8 mA                                  |
| 63 MHz through 125 MHz           | 1.1 mA                                  |

## **Procedure for Estimating Total Power**

Use the following major steps to estimate total overall power in an ADSP-21560/21561/21564/21568 processor design:

- 1. Step 1–Obtain the Internal Static Current Component (I<sub>DD\_INT\_STATIC</sub>)
- 2. Step 2–Obtain Baseline Core Dynamic Currents
- 3. Step 3–Model Application to Establish Activity Scale Factors (ASF<sub>SHARC</sub>)
- 4. Step 4–Apply ASFs to Core Dynamic Components
- 5. Step 5–Calculate the System Clock Tree Core Dynamic Currents
- 6. Step 6–Choose a DMA Profile to Obtain Core Dynamic DMA Current (I<sub>DD INT DMA DR DYN</sub>)
- 7. Step 7–Account for Core Dynamic Currents from Accelerator Blocks (IDD INT ACCL DYN)
- 8. Step 8-Calculate Total Internal Power Dissipation (PDD INT TOT)
- 9. Step 9–Calculate External Power Dissipation (PDD EXT TOT)
- 10. Step 10–Calculate Total Power Dissipation (P<sub>DD TOT</sub>)

#### **Step 1–Obtain the Internal Static Current Component (IDD INT STATIC)**

Use the maximum power rail (V<sub>DD\_INT</sub>) and the junction temperature (T<sub>J</sub>) values to obtain the maximum I<sub>DD\_INT\_STATIC</sub> specification from the *Static Current* table described in the processor data sheet. The example discussed in the Set the Power Domains and Junction Temperature section where:

- $V_{DD INT} = 0.9 \text{ V}$  and  $T_J = 125^{\circ}\text{C}$ , yields
- V<sub>DD\_INT</sub> *Maximum Static Current* tab is 1170.65 mA.



## **Step 2-Obtain Baseline Core Dynamic Currents**

The baseline core dynamic current is  $I_{DD\_INT\_CCLK\_SHARC\_DYN}$ . Use the  $V_{DD\_INT}$  power rail and the expected core clock frequency ( $f_{CCLK}$ ) to obtain the values for each core in the *Dynamic Current* tables of the processor data sheet. For the example, as discussed in the <u>Set the Clocks</u> section,  $V_{DD\_INT} = 0.9 \text{ V}$  and the core is running at 1000 MHz. The equation values in the Core Dynamic Current section and in the *Dynamic Current* data sheet table are:

■ IDD\_INT\_CCLK\_SHARC\_DYN =  $0.582 \times V_{DD_INT} \times f_{CCLK}$  SHARC  $\rightarrow 0.582 \times 0.9 \times 1000 = 523.8 \text{ mA}$ 

#### Step 3–Model Application to Establish Activity Scale Factors (ASF<sub>SHARC</sub>)

Using the scale factor definitions found in the *Activity Scaling Factors* model tables of the processor data sheet, model each core's application to determine the processor load for the executed code. For a maximum calculation, use the worst-case ASF. Calculate an average ASF, as described in the <u>Using ASFs to Establish Application-Specific Total Average Power Profile</u> section. For the example provided in the <u>Set the Activity Scaling Factors (ASFs)</u> section:

 $\bullet$  ASF<sub>SHARC</sub>=1.00

## **Step 4-Apply ASFs to Core Dynamic Components**

Apply the calculated average ASF or the worst-case ASF to the core dynamic component for each core:

■ Idd int cclk sharc = Idd int cclk sharc dyn x ASFsharc  $\rightarrow$  523.8 x 1.00 = 523.8 mA

## **Step 5-Calculate the System Clock Tree Core Dynamic Currents**

The dynamic current dissipated in the V<sub>DD\_INT</sub> domain because of the clocks toggling inside the processor, are a function of the internal voltage (in Volts) and the frequency of each clock (in MHz), this is governed by the equations in the processor data sheet. Using the example from the <u>Estimating System Clock Tree</u> Currents:

- IDD INT XCLK DYN =  $0.021 \text{ x fxclk x Vdd_int} \rightarrow 0.021 \text{ x } 166 \text{ x } 0.9 = 3.14 \text{ mA}$
- IDD INT SYSCLK DYN =  $0.254 \text{ x f}_{\text{SYSCLK}} \text{ x V}_{\text{DD INT}} \rightarrow 0.254 \text{ x } 500 \text{ x } 0.9 = 114.3 \text{ mA}$
- IDD INT SCLK0 DYN =  $0.066 \text{ x fsclk0 x Vdd int} \rightarrow 0.066 \text{ x } 125 \text{ x } 0.9 = 7.43 \text{ mA}$
- IDD INT SCLK1 DYN =  $0.008 \text{ x fsclk1 x Vdd_int} \rightarrow 0.008 \text{ x } 333.3 \text{ x } 0.9 = 2.4 \text{ mA}$
- IDD INT OCLK DYN =  $0.026 \text{ x foclk x Vdd_int} \rightarrow 0.026 \text{ x } 125 \text{ x } 0.9 = 2.93 \text{ mA}$

## Step 6-Choose a DMA Profile to Obtain Core Dynamic DMA Current (IDD INT DMA DR DYN)

Calculate the total system DMA bandwidth during peak activity and select the profile that is the closest match. The example in <u>Select Appropriate DMA Activity Level</u> sets the DMA profile to **HIGH**:

■ Idd int dma dr dyn = 130 mA

### Step 7-Account for Core Dynamic Currents from Accelerator Blocks (IDD INT ACCL DYN)

Each of these blocks dissipates power in the V<sub>DD\_INT</sub> domain and must be considered when estimating the total core dynamic current. The example discussed in the <u>Set the Accelerator Resource Usage</u> section has the system acceleration engine enabled:



■ IDD INT ACCL DYN = 99.55 mA

## **Step 8-Calculate Total Internal Power Dissipation (PDD INT TOT)**

Add the static internal current (<u>Step 1-Obtain the Internal Static Current Component (IDD\_INT\_STATIC)</u>) component to the sum of all the dynamic internal current components (<u>Step 4-Apply ASFs to Core Dynamic Components</u> through <u>Step 7-Account for Core Dynamic Currents from Accelerator Blocks (IDD\_INT\_ACCL\_DYN)</u>) to get the total current in the V<sub>DD\_INT</sub> domain (I<sub>DD\_INT\_TOT</sub>):

$$I_{DD\ INT\ TOT} = 1170.65 + 523.8 + 114.3 + 7.43 + 2.4 + 3.14 + 2.93 + 99.55 + 130 = 2054.2 \text{ mA}$$

With the total IDD\_INT\_TOT current calculated, estimate the total power (PDD\_INT\_TOT): PDD\_INT\_TOT = IDD INT TOT x VDD INT  $\rightarrow$ 2054.2 mA x 0.9 V = 1848.78 mW

## **Step 9-Calculate External Power Dissipation (PDD\_EXT\_TOT)**

The total external power dissipation ( $P_{DD\_EXT\_TOT}$ ) is comprised of the power dissipated in each of the two critical power domain ( $V_{DD\_EXT}$ ) and the  $V_{DD\_REF}$  domain.

## Calculate Power Dissipated in the V<sub>DD\_EXT</sub> and V<sub>DD\_REF</sub> Domain (P<sub>DD\_EXT</sub> & P<sub>DD\_REF</sub>)

Model the application using the concepts discussed in <u>Estimating External Power Consumption</u> to estimate the power dissipated in the V<sub>DD\_EXT</sub> domain (P<sub>DD\_EXT</sub>) and V<sub>DD\_REF</sub> domain (P<sub>DD\_REF</sub>). From the example discussed in the <u>VDD\_EXT & VDD\_REF Power Domain Tab</u> section:

- Arr P<sub>DD EXT</sub> = 290.97 mW
- $P_{DD REF} = 75.96 \text{ mW}$

## **Step 10-Calculate Total Power Dissipation (PDD TOT)**

Once all the core and system elements are properly modelled, calculate the total power dissipation as the sum of the internal (Pdd\_INT\_TOT) and external (Pdd\_Ext\_Tot) power dissipation components:

$$P_{DD EXT TOT} = P_{DD EXT} + P_{DD REF}$$

■  $P_{DD\_TOT} = P_{DD\_INT\_TOT} + P_{DD\_EXT\_TOT} \rightarrow 1848.78 + 290.97 + 75.96 = 2215.71$  mW or approximately 2.210W



Because of the rounding in the calculations for this example, the values in the green cells of the user power calculator can differ slightly from those in the EE-note.



## References

- [1] ADSP-21560/21561/21564/21568 1GHz SHARC+ DSP with 2048KB Shared L2 SRAM Data Sheet (Rev. PrD). Mar 25. Analog Devices, Inc.
- [2] ADSP-21560/21561/21564/21568 Power Calculator Tool (Rev 1) (EE471v01.zip)., Analog Devices, Inc.
- [3] ADSP-21560/21561/21564/21568 SHARC+ Processor Hardware Reference (Rev. 0.3). May 2024. Analog Devices, Inc.

# **Document History**

| Revision                                      | Description     |  |  |  |
|---|-----------------|--|--|--|
| Rev 1 – April 2, 2025<br>by Tejaswi Chitneedi | Initial Release |  |  |  |