



Technical notes on using Analog Devices DSPs, processors and development tools
Visit our Web resources <http://www.analog.com/ee-notes> and <http://www.analog.com/processors> or
e-mail processor.support@analog.com or processor.tools.support@analog.com for technical support.

ADSP-BF533 Blackfin® Booting Process

Contributed by Hiren Desai

Rev 4 – September 29, 2008

Introduction

This EE-Note describes the booting process for the ADSP-BF531, ADSP-BF532, and ADSP-BF533 Blackfin® processors. Differences between silicon revision levels are noted.

This EE-Note discusses:

- Boot modes
- Loader file header information
- Initialization code
- Multi-application (multi-DXE) management

The Booting Process

Booting is the process of loading application code/data, stored in an external memory device (or external host), into the various internal and external memories of the Blackfin processor. This is handled by the on-chip Boot ROM which is located in Blackfin memory at address 0xEF00 0000 to 0xEF00 03FF. Figure 1 shows the sequence of operations taken from source code to the final target stand-alone system.




Figure 1. ADSP-BF531/BF532/BF533 Stand-Alone System

Boot Modes (Silicon Revision 0.3)*

Blackfin processors can boot from a flash/PROM via asynchronous Bank 0 of the EBIU or an SPI device (memory or host) via the SPI interface. Table 1 lists ADSP-BF531/BF532/BF533 processor booting modes, which are selected by the state of the BMODE[1:0] pins when the RESET signal is de-asserted.

BMODE[1:0]	Description (See also Specific Blackfin Boot Modes)
00	Executes from external 16-bit memory connected to ASYNC Bank0 (bypass Boot ROM)
01	Boots from 8/16-bit flash/PROM
10	Boots from a SPI host in SPI Slave mode
11	Boots from a 8/16/24-bit addressable SPI memory in SPI Master mode with support for Atmel AT45DB041B, AT45DB081B, and AT45DB161B DataFlash® devices

Table 1. Blackfin ADSP-BF531/BF532/BF533 Booting Modes

* For boot modes supported on previous revisions of silicon, refer to the [Appendix: Boot Modes vs. Silicon Revisions](#).

As Figure 1 illustrates, the loader utility (`elfloader.exe`) parses the input executable file (`.DXE`) and creates a loader file (`.LDR`)*, consisting of blocks preceded by headers. This loader file is then programmed/burned into the external memory/device. The headers are read and parsed by the on-chip Boot ROM during booting.

* Refer to the *VisualDSP++® Loader Manual for 16-Bit Processors [1]* for information on switches loader files




Figure 2. ADSP-BF531/BF532/BF533 Boot Process

Booting into scratchpad memory (0xFFB0 0000 – 0xFFB0 0FFF) is not supported. If booting to scratchpad memory is attempted, the processor will hang within the on-chip Boot ROM.

Header Information

As shown in Figure 3, each 10-byte header within the loader file consists of a 4-byte ADDRESS field, a 4-byte COUNT field, and a 2-byte FLAG field.




Figure 3. 10-Byte Header Contents

This 10-byte header, which precedes each block in the loader file, contains the following information used by the on-chip Boot ROM during the boot process:

- **ADDRESS (4 bytes)** – the target address, to which the block will be booted within memory
- **COUNT (4 bytes)** – the number of bytes in the block
- **FLAG (2 bytes)** – block type and control commands:




Figure 4. Individual Control Bits of the FLAG Word

The `FLAG` bits include:

- **Bit 0: ZEROFILL** - Indicates that the block is a buffer with zeros. `ZEROFILL` blocks have no payload data. They simply instruct the on-chip Boot ROM to zero `COUNT` bytes starting from `ADDRESS` in memory. This yields a condensed loader file for applications with large zero buffers. It is also very helpful for ANSI-C compliant projects which often require large buffers to be zeroed during boot time.
- **Bit 1: RESVECT** – Indicates the reset vector after booting. All ADSP-BF531/BF532/BF533 derivatives use the same Boot ROM. This bit is set to 0 for the ADSP-BF531/BF532 and it is set to 1 for the ADSP-BF533. After booting is complete, the on-chip Boot ROM uses this bit to jump to address `0xFFFA0 0000` for the ADSP-BF533 or to address `0xFFFA0 8000` for the ADSP-BF531/BF532.



After a hardware reset, the reset vector (stored in the `EVT1` register) is set to `0xFFFA0 0000` or `0xFFFA0 8000`, depending on the `RESVECT` bit. If bit 4 (No Boot on Software Reset) of the `SYSCR` register is set and a software reset is issued, the processor will vector to the address set in the `EVT1` register. This reset vector can be reconfigured to another address during runtime and hence, an application can vector to an address other than `0xFFFA0 0000` or `0xFFFA0 8000` after a software reset. If the reset vector is modified during runtime, ensure that the reset vector address within the `EVT1` register is a valid instruction address. This address can be internal instruction memory, SDRAM memory, or asynchronous memory. The `EVT1` register does not have a default value. The value within this register will be retained after a reset is issued. When `BMODE = 00`, the on-chip Boot ROM is bypassed and you must initialize the `EVT1` register before issuing a software reset.

- **Bit 3: INIT** – An initialization block (Init Block) is a block of code that executes before the actual application code boots over it. When the on-chip Boot ROM detects an Init Block, it boots the block into internal memory and makes a `CALL` to it (initialization code must have an `RTS` at the end). After the initialization code is executed, it is typically overwritten with application code. See [Figure 5](#).
- **Bit 4: IGNORE** – Indicates a block that is not booted into memory. It instructs the Boot ROM to skip `COUNT` bytes of the boot stream. In master boot modes, the Boot ROM can just modify its source address pointer. In slave boot modes, the Boot ROM must actively trash the payload data. The current VisualDSP++® tools support `IGNORE` blocks for global headers only (currently the 4-byte `DXE` Count, see [Multi-Application \(Multi-DXE\) Management](#) section below).
- **Bits 8:5: PFLAG** - These bits are used for SPI Slave mode boot (`BMODE = 10`). `PFLAG` indicates the `PFx` number used for the host wait (`HWAIT`) signal from the Blackfin processor to the Master SPI host. This value can be between 1 – 15 (`0x1 – 0xF`) for ADSP-BF531/BF532/BF533 processors. Refer to the [SPI Slave Mode Boot via Master Host \(BMODE = 10\)](#) section below for further information on the usage of this PF strobe.
- **Bit 15: FINAL** – Indicates boot process is complete after this block. After processing a `FINAL` block, the on-chip Boot ROM jumps to the reset vector address stored in the `EVT1` register. The processor is still in Supervisor mode and in the lowest priority interrupt (`IVG15`) when it jumps to L1 memory for code execution.



Unlike ADSP-BF535 processors, ADSP-BF531/BF532/BF533 processors do not require a second-stage loader. The `FLAG` field of the 10-byte header provides ADSP-BF531/BF532/BF533 processors with all the information needed to execute a single-stage boot sequence without the need for a second-stage loader.

Initialization Code (Init Code)

Init Code is a feature that allows the execution of a piece code before the actual application is booted in. This code can serve a number of purposes including initializing the SDRAM controller, or changing PLL settings, the SPI baud rate, or EBIU wait states for faster boot time, etc. The Init Code is added to the beginning of the loader file stream via the `elfloader -Init Init_Code.DXE` command-line switch, where `Init_Code.DXE` refers to the user-provided custom initialization code executable.




Figure 5. Initialization Code Execution / Boot

When the on-chip Boot ROM detects a block with the `INIT` bit set, it will first boot it into Blackfin memory and then execute it, by issuing a `CALL` to its target address. For this reason, you must terminate the Init Code with an `RTS` instruction to ensure that the processor vectors back to the on-chip Boot ROM for the rest of the boot process.



It is your responsibility to save all processor registers modified by Init Code and to restore them before the Init Code returns. At a minimum, it is recommended that every Init Code saves the `ASTAT`, `RETS`, and all `Rx` and `Px` registers. The Blackfin processor provides sufficient stack space in scratchpad memory (`0xFFB0 0000 – 0xFFB0 0FFF`). The Init Code can perform push and pop operations through the stack pointer `SP`. Listing 1 shows an example Init Code file that demonstrates the setup of the SDRAM controller.

```
#include <defBF532.h>
.section program;
/*****/
    [--SP] = ASTAT;           // Save registers onto Stack
    [--SP] = RETS;
    [--SP] = (R7:0);
    [--SP] = (P5:0);
/*****/
/*****Init Code Section*****/
/*****SDRAM Setup*****/
Setup_SDRAM:
    P0.L = lo(EBIU_SDRRC);
    P0.H = hi(EBIU_SDRRC);    // SDRAM Refresh Rate Control Register
    R0 = 0x074A(Z);
    W[P0] = R0;
    SSYNC;

    P0.L = lo(EBIU_SDBCTL);
    P0.H = hi(EBIU_SDBCTL);  // SDRAM Memory Bank Control Register
    R0 = 0x0001(Z);
    W[P0] = R0;
    SSYNC;

    P0.L = lo(EBIU_SDGCTL);
    P0.H = hi(EBIU_SDGCTL);  // SDRAM Memory Global Control Register
    R0.H = 0x0091;
    R0.L = 0x998D;
    [P0] = R0;
    SSYNC;
/*****/
    (P5:0) = [SP++];         // Restore registers from Stack
    (R7:0) = [SP++];
    RETS = [SP++];
    ASTAT = [SP++];
/*****/
    RTS;
```

Listing 1. Example Init Code

Typically, an Init Code consists of a single section and is represented by a single block within the boot stream. This block has, of course, the `INIT` bit set. Nevertheless, an Init Block can also consist of multiple sections. Then, multiple blocks represent the Init Code within the boot stream. Only the last block has the

INIT bit set. The elfloader utility ensures that the last of these blocks vectors to the Init Code's entry address. If this is too challenging for the elfloader, it keeps the INIT bit cleared even for the last block and issues one extra block afterward. This extra block has the INIT bit set, but does not provide any payload data (COUNT = 0). It only instructs the on-chip Boot ROM to execute a CALL instruction to the given ADDRESS.

Although Init Code .DXE files are built through their own VisualDSP++ projects, they differ from standard projects. Init Codes provide a callable sub-function only, and thus, they look more like a library than an application. An Init Code is always a heading for the regular application code. Consequently, regardless whether the Init Code consists of one or multiple blocks, it is not terminated by a FINAL bit indicator, which would cause the Boot ROM to terminate the boot process.

Multi-Application (Multi-DXE) Management

In addition to pre-boot initialization, the Init Code feature can also be used for boot management. A loader file (.LDR) can store multiple applications if multiple executables (.DXE files) are listed on the elfloader command line. The elfloader creates multiple boot streams with the individual executables appended one after the other with the Init Code DXE located at the beginning (see Figure 6).




Figure 6. Multi-DXE Loader File Contents

The ADSP-BF531/BF532/BF533 loader file (.LDR) structure allows you to determine the boundary between executables (DXE applications) stored in external memory, and hence, the ability to boot in a specific DXE application. Each .DXE file that is parsed and placed within the .LDR file is preceded by an IGNORE block. Currently, this IGNORE block contains a 4-byte count value, which is the number of bytes contained within the DXE application including headers. In other words, it is the offset to the next DXE application. In the future, the IGNORE block might be used to hold information in addition to the 4-byte count value. Note that each IGNORE block is headed by a 10-byte header.

With this DXE count information, a user can essentially “jump” through whole DXE application within the .LDR file until the DXE application chosen to be booted in is reached. Listing 2 shows a piece of Init Code that demonstrates how to stream through multiple DXE applications from an 8-bit flash. Assuming the .LDR file contains one Init Code DXE and two DXE applications, the Init Code jumps through the .LDR file to boot in the second DXE application.

```
#include <defbf533.h>
.section program;
    [--SP] = ASTAT;           // save registers onto Stack
    [--SP] = RETS;
    [--SP] = (r7:0);
    [--SP] = (p5:0);
    [--SP] = LC0;
    [--SP] = LT0;
    [--SP] = LB0;
/*****/
BOOT_DXE:
    R0.H = 0x2000;           // R0 = start of ASYNC Bank 0
    R0.L = 0x0000;
    P1 = 2;                 // Number of DXEs to jump over (CANNOT BE ZERO!!)
                           // After first iteration, R0 will point to DXE1
                           // After second iteration, R0 will point to DXE2
    LSETUP(ADD_DXE_COUNT_BEGIN, ADD_DXE_COUNT_END) LC0 = P1;
ADD_DXE_COUNT_BEGIN:
    R1 = 0xA;               // Skip over 10 bytes for the 1st 10-byte header
    R1 = R1 << 1;           // Multiply by 2 since we are booting from a 16-bit
                           // flash (compensate for zero padding)

    R0 = R0 + R1;
    P0 = R0;                // P0 points to 4-Byte DXE COUNT
    R0 = W[P0++] (Z);       // R0 = xx | Bits[7:0] of DXE COUNT
    R1 = W[P0++] (Z);       // R1 = xx | Bits[15:8] of DXE COUNT
    R1 = R1 << 8;
    R2 = W[P0++] (Z);       // R2 = xx | Bits[23:16] of DXE COUNT
    R2 = R2 << 16;
    R3 = W[P0++] (Z);       // R3 = xx | Bits[31:24] of DXE COUNT
    R3 = R3 << 24;
    R0 = R0 | R1;           // R0 = Bits[15:0] of DXE COUNT
    R2 = R2 | R3;           // R2 = Bits[31:16] of DXE COUNT
    R3 = R0 | R2;           // R3 = DXE COUNT
    R0 = P0;
    R0 = R0 + R3;           // Modify pointer by the DXE COUNT so now R0 points
    P0 = R0;                // to next DXE
ADD_DXE_COUNT_END:
    NOP;
/*****/
DONE:
    LB0 = [SP++];          // Restore Regs
```

```

LT0 = [SP++];
LC0 = [SP++];
(p5:0) = [SP++];
(r7:1) = [SP++];           //----->DO NOT RESTORE R0<-----
RETS = [SP++];           // Modify SP by one for R0 case
RETS = [SP++];           // Pop off the real value of RETS
ASTAT = [SP++];
RTS;

```

Listing 2. Example Init Code for Multi-DXE Boot

Note that the date register, R0, is not restored at the end of the Init Code because R0 is the external pointer for a flash/PROM boot (BMODE = 01). When the processor returns back to the on-chip Boot ROM after the RTS instruction, the on-chip Boot ROM will continue booting from the location stored in R0. Similarly, if the boot mode is set for SPI booting (BMODE = 11), the external pointer is stored in R3. Hence, for an SPI boot, do not restore R3 within the Init Code for a multi-DXE application.

Attached to this EE-Note is a multi-DXE boot example (BF533 Ez Kit Multiple DXE Boot.zip) that uses the ADSP-BF533 EZ-KIT Lite® board. The ZIP file contains two blink application projects and an Init Code project. Upon RESET, the on-chip Boot ROM will boot in the Init Code. The Init Code will then wait until PF8 (SW4 push button) or PF9 (SW5 push button) are asserted. If PF8 is asserted, DXE1 will be booted in and executed. If PF9 is asserted, DXE2 will be booted in and executed. DXE1 is an application that blinks alternate LEDs on the board, and DXE2 is an application that blinks all the LEDs on the board.

Specific Blackfin Boot Modes

Now that we have a general understanding of the boot process for the ADSP-BF531, ADSP-BF532, and ADSP-BF533 processors, the remainder of this EE-Note will discuss information relevant to each boot mode such as hardware interface, loader file structure, and expected pin behavior. Execution from external 16-bit memory (BMODE = 00) is discussed in *Running Programs from Flash on ADSP-BF533 Blackfin Processors (EE-239)* [3].

For the following sections, the ASM blink example for the ADSP-BF533 EZ-KIT Lite board with Init Code will be used. This example is included with this EE-Note.



Note that for each of the boot modes listed below, addresses 0xFF80 7FF0 – 0xFF80 7FFF (last 16 bytes of L1 Data Bank A) must be reserved. This memory range is used by the on-chip Boot ROM to store header information of each block within the loader file. After booting, this memory range can be used by the application during runtime. See Appendix for silicon revisions 0.1 and 0.2.

8-Bit Flash/PROM Boot (BMODE = 01)

Since the EBIU on the Blackfin processor is 16 bits wide (hence no ADDR[0]), an 8-bit flash/PROM will occupy only the lower 8 bits of the data bus (D[7:0]). Figure 7 illustrates the pin-to-pin connections between the Blackfin processor and an 8-bit flash/PROM:




Figure 7. Connections Between a Blackfin Processor and an 8-Bit Flash/PROM

Listing 3 shows a loader file created for an 8-bit flash/PROM in Intel hex format (from `example.zip` attached to this EE-Note). It is split into different sections to illustrate the loader file's structure.




Figure 8. 8-Bit Flash/PROM Memory Contents Viewed from Blackfin Memory Window

Figure 9 shows the start of a boot sequence for an 8-bit flash/PROM boot.




Figure 9. Timing Diagram for 8-Bit Flash Boot Sequence

16-Bit Flash/PROM Boot (BMODE = 01)

Figure 10 illustrates the pin-to-pin connections between the Blackfin processor and a 16-bit flash/PROM:




Figure 10. Connections Between a Blackfin Processor and a 16-Bit Flash/PROM

If we create a loader file for a 16-bit flash/PROM from the example attached to this EE-Note, it will be exactly the same as the one shown in Listing 3, except that the ADDRESS of the 10-byte header for the DXE count blocks will be 0xFF80 0060 instead of 0xFF80 0040 as in the case of an 8-bit flash/PROM. This will cause the first byte of the loader file to be 0x60 instead of 0x40. The on-chip Boot ROM uses this first byte to determine whether an 8- or a 16-bit flash/PROM is connected. If the first byte is 0x60, it assumes a 16-bit flash/PROM; if the first byte is 0x40, it assumes an 8-bit flash/PROM.

When this loader file is programmed into a 16-bit flash connected to ASYNC Bank 0 of the Blackfin processor, the contents of memory (starting at location 0x2000 0000) viewed from the Blackfin processor will look like Figure 11.




Figure 11. 16-Bit Flash/PROM Memory Contents Viewed from Blackfin Memory Window



The loader file structure (Figure 11) for a 16-bit flash/PROM is supported only by silicon revision 0.3 and above. Silicon revision 0.2 and below of the ADSP-BF531/BF532/BF533 supports only 8-bit booting. Hence, if a width of 16 bits is chosen for silicon revision 0.2 and below, the output loader file will be zero-padded to “simulate” an 8-bit boot from a 16-bit flash/PROM. This loader file, when programmed into flash/PROM memory, will look like Figure 8 with zeros in the upper 8 bits (DATA[15 : 8]) of the data bus.

Figure 12 shows the start of a boot sequence for a 16-bit flash/PROM boot.




Figure 12. Timing Diagram for 16-bit Flash Boot Sequence

i The processor will perform an initial core byte read of location 0x0 of the flash to determine the memory width of the flash. When booting from a FIFO, the first byte (which is part of first 10-byte header contained within the loader file) must be sent twice: once for this initial core read and once for the actual boot sequence.

SPI Slave Mode Boot via Master Host (BMODE = 10)

For SPI slave mode booting, the ADSP-BF531/BF532/BF533 is configured as an SPI slave device and a host is used to boot the processor.

i This boot mode is **not** supported in silicon revision 0.2 and below of the ADSP-BF531/BF532/BF533 processors.

Figure 13 shows the pin-to-pin connections needed for this mode. The host does not need any knowledge of the loader file stream to boot the Blackfin processor. It must be configured to send one byte at a time from the loader file (ASCII format). In this setup, PF_x is the host wait (H_{WAIT}) signal from the Blackfin processor to the master host device. This will be the signal used by the Blackfin processor to “hold off” the host during certain times within the boot process (specifically during init code execution and zero-fill blocks). When PF_x is asserted (high), the master host device must discontinue sending bytes to the Blackfin processor. When PF_x is de-asserted (low), the master host device will resume sending bytes from where it left off. Since the PF_x pin is not driven by the slave until the first block has been processed, consider using a resistor to pull down the H_{WAIT} signal.




Figure 13. Connections Between Host (SPI Master) and Blackfin Processor (SPI Slave)

i The host must ensure that the Blackfin is out reset before sending any bytes. Any bytes sent to the Blackfin processor prior to reset will be lost and the booting sequence will fail.

This PF_x number is going to be user-defined and will be embedded within the loader file. The elfloader utility will embed this number in $PFLAG$ bit field (bits[8:5] of the $FLAG$ word) within every 10-byte header. It does this by using the `-pflag number` command-line switch where `number` is the intended PF_x flag used by the Blackfin slave and has a value between 1 and 15.

i If the `-pflag number` switch is not used, the default value placed within bits 8:5 of the $FLAG$ will be 0, indicating that PF_0 will be assumed as the $HWAIT$ signal to the host. Since PF_0 is multiplexed with the $/SPISS$ pin, which is mandatory for successful SPI slave boot, always use the `-pflag` switch and specify a value other than 0.

i Due to an anomaly within the Rev 0.3 Boot Rom, the SPI Control and DMA5 Configuration Registers will not have their default values after booting.

On a system where the Slave's $CCLK = 333$ MHz, $SCLK = 66.6$ MHz, the Host was tested to have a maximum SPI Baud Rate = 1 MHz.

Attached to this EE-Note is an example host code (`Host_Code.zip`) for when an ADSP-BF532 processor is used as the host.

Below are timing diagrams of a SPI Slave mode boot using an ADSP-BF532 processor as the host and an ADSP-BF533 processor as the slave SPI device. On the host side, PF_4 is used as the $/CS$ which is connected to the $/SPISS$ of the slave ADSP-BF533. PF_{13} of the SPI slave (ADSP-BF533 processor) is connected to PF_{15} of the host (ADSP-BF532 processor). This connection will be the $HWAIT$ signal to hold off the host. All the timing diagrams are from the SPI slave point of view.

The loader file used (`SPI_Slave_HostFile.ldr`) is the same one as in Listing 3, except two more blocks are added to show the functionality of this boot mode: a zero-fill block going to location `0xFFA0 0300`

with a byte count of 0x4000 and a data block going to location 0xFFA0 4300 with the following values: 0x11, 0x22, 0x33, 0x44, 0x55, 0x66, 0x77, 0x88, 0x99, 0xAA, 0xBB, 0xCC, 0xDD, 0xEE, 0xFF, and 0x19.

Figure 14 shows the full SPI Slave mode boot sequence.




Figure 14. Timing Diagram for SPI Slave Mode Boot Sequence

After the SPI slave receives the first 10-byte header from the host, it knows which PF_x flag to configure as the HWAIT signal. In this case, we are using PF13. Note the de-assertion of PF13 in Figure 15 after bits 8:5 of the FLAG field are processed.

For debug purposes, Figure 15 has been captured using a pull-up resistor on PF13. For normal operation, a pull-down resistor is recommended, in which case PF13 would be low all the time.




Figure 15. SPI Slave Mode Boot Sequence: Start of Boot Sequence

After that, the host sends out the 4-byte Init Code DXE Count Block, the 10-byte header for Block 1 of the Init Code DXE, and then Block 1 itself.




Figure 16. SPI Slave Mode Boot Sequence: Boot Block 1 of Init Code DXE

After the full Init Code DXE is booted into Blackfin memory, the slave SPI Blackfin processor will then assert the HWAIT signal, PF13, to indicate to the host not to send any more bytes during Init Code execution. Since the Blackfin processor core is running much faster than the SPI interface, the Init Code will execute at a much faster rate compared to the rate at which bytes are sent from the host.




Figure 17. SPI Slave Mode Boot Sequence: Boot Block 2 of Init Code DXE

Figure 18 shows the processing of a zero-fill block for this boot mode. When the on-chip Boot ROM encounters a zero-fill block, it asserts HWAIT, PF13, to hold off the host from sending any more bytes. During this time, it MemDMAs 0x4000 zeros to locations 0xFFA0 0300 – 0xFFA0 4300. When done, the on-chip Boot ROM de-asserts HWAIT and the host continues to send the remaining bytes of the boot process (10-byte header for Block 3 and Block 3 itself).

Note that the next byte of data will be sent by the host and it will sit in the FIFO until HWAIT is de-asserted. In this case it is the first byte (0x00) of the 10-Byte header for Block 3 of DXE1.




Figure 18. SPI Slave Mode Boot Sequence: Boot Zero-Fill Block (Block 2 of DXE1)




Figure 19. SPI Slave Mode Boot Sequence: Boot Block 3 of DXE1 (Last Block)

SPI Master Mode Boot via an SPI Memory (BMODE = 11)

For SPI master mode booting, the ADSP-BF531/BF532/BF533 processor is configured as a SPI master connected to a SPI memory. The following shows the pin-to-pin connections needed for this mode.




Figure 20. Blackfin – SPI Memory Pin-to-Pin Connections

i A pull-up resistor on MISO is *required* for this boot mode to work properly. For this reason, the ADSP-BF531/BF532/BF533 processor reads a 0xFF on the MISO pin if the SPI memory is not responding (i.e., no data written on the MISO pin by the SPI memory).

Although the pull-up resistor on the MISO line is mandatory, additional pulling resistors might also be worthwhile as well: 1) Pull up the PF2 signal to ensure the SPI memory is not activated while the Blackfin processor is in reset. 2) Pull down on the SPICLK for cleaner scope plots.

i On silicon revision 0.2 and below, the CPHA and CPOL bits within the SPI Control (SPICTRL) register were both set to 1 (refer to the *Hardware Reference Manual* [2] for information on these bits). For this reason, the SPI memory may detect an erroneous rising edge on the clock signal when it recovers from three-state. If the boot process fails because of this situation, a pull-up resistor on the SPICLK signal will alleviate the problem. On silicon revision 0.3, this was fixed by setting CPHA = CPOL = 0 within the SPI Control register. Silicon revision 0.3 is robust against a pull-up resistor on SPICLK. Therefore, boards that are populated with either silicon revisions can safely pull SPICLK up. However, you may notice, if looking on a scope, that on silicon revision 0.3, SPICLK goes unexpectedly high while PF2 is de-asserted.

The SPI memories supported by this interface are standard 8/16/24-bit addressable SPI memories (read sequence explained below) and the following Atmel SPI DataFlash devices: AT45DB041B, AT45DB081B, AT45DB161B*.

* Attached to this EE-Note is example code that programs the Atmel DataFlash devices via an ADSP-BF532 Blackfin processor (see Program_Atmel.zip).

Standard 8/16/24-bit addressable SPI memories are memories that take in a read command byte of 0x03 followed by one address byte (for 8-bit addressable SPI memories), two address bytes (for 16-bit

addressable SPI memories), or three address bytes (for 24-bit addressable SPI memories). After the correct read command and address are sent, the data stored in the memory at the selected address is shifted out on the `MISO` pin. Data is sent out sequentially from that address with continuing clock pulses. Analog Devices has tested the following standard SPI memory devices.

- 8-bit addressable SPI memory: 25LC040 from Microchip
- 16-bit addressable SPI memory: 25LC640 from Microchip
- 24-bit addressable SPI memory: M25P80 from STMicroelectronics

SPI Memory Detection Routine

Since `BMODE = 11` supports booting from various SPI memories, the on-chip Boot ROM will detect what type of memory is connected. To determine the type of memory (8-, 16-, or 24-bit addressable) connected to the processor, the on-chip Boot ROM sends the following sequence of bytes to the SPI memory until the memory responds back. The SPI memory does not respond back until it is properly addressed. The on-chip Boot ROM does the following.

1. Sends the read command, `0x03`, on the `MOSI` pin then does a dummy read of the `MISO` pin.
2. Sends an address byte, `0x00`, on the `MOSI` pin then does a dummy read of the `MISO` pin.
3. Sends another byte, `0x00`, on the `MOSI` pin and checks whether the incoming byte on the `MISO` pin is anything other than `0xFF` (value from the pull-up resistor; refer to the following NOTE). An incoming byte that is not `0xFF` means that the SPI memory has responded back after one address byte and an 8-bit addressable SPI memory device is assumed to be connected.
4. If the incoming byte is `0xFF`, the on-chip Boot ROM sends another byte, `0x00`, on the `MOSI` pin and checks whether the incoming byte on the `MISO` pin is anything other than `0xFF`. An incoming byte other than `0xFF` means that the SPI memory has responded back after two address bytes and a 16-bit addressable SPI memory device is assumed to be connected.
5. If the incoming byte is `0xFF`, the on-chip Boot ROM sends another byte, `0x00`, on the `MOSI` pin and checks whether the incoming byte on the `MISO` pin is anything other than `0xFF`. An incoming byte other than `0xFF` means that the SPI memory has responded back after three address bytes and a 24-bit addressable SPI memory device is assumed to be connected.
6. If an incoming byte is `0xFF` (meaning no devices have responded back), the on-chip Boot ROM assumes that one of the following Atmel DataFlash devices are connected: AT45DB041B, AT45DB081B, or AT45DB161B. These DataFlash devices have a different read sequence than the one described above for standard SPI memories. If you require more information, refer to data sheets [4], [5], and [6] for these devices. The on-chip Boot ROM determines which of the above Atmel DataFlash memories are connected by reading the status register. The main difference between the DataFlashes listed above is the number of bytes per page. The AT45DB041B and AT45DB081B have 264 bytes/page while the AT45DB161B has 528 bytes/page. To determine which one of these are connected to the Blackfin, the on-chip Boot ROM reads the status register of the DataFlash which contain the device density bits. If the device density bits = 1011 (binary), the on-chip Boot ROM will assume an AT45DB161B is connected and address the part accordingly. Otherwise, it will assume an AT45DB041B or AT45DB081B is connected and address it appropriately. Since the creation of the silicon revision 0.3 on-chip Boot ROM code, Atmel introduced further derivatives of their

DataFlashes. If a user plans on using one of these other derivatives, they must make sure the device has 264 bytes per page otherwise, the boot sequence will fail.

i For the SPI memory detection routine explained above, the on-chip Boot ROM in silicon revision 0.2 and below checks whether the incoming data on the MISO pin is 0x00 (first byte of the loader file). The on-chip Boot ROM in silicon revision 0.3 checks whether the incoming data on the MISO pin is anything *other* than 0xFF. For this reason, SPI loader files built for silicon revision 0.2 and below *must* have the first byte as 0x00. For silicon revision 0.3, the first byte of the loader file is set to 0x40.

The SPI Baud Rate register is set to 133, which, when based on a 54 MHz system clock, results in a $54 \text{ MHz} / (2 * 133) = 203 \text{ kHz}$ baud rate. On the ADSP-BF533 EZ-KIT Lite board, the default system clock frequency is 54 MHz.

The following diagrams show the boot sequence for a SPI Master mode boot using a 16-bit addressable SPI memory (25LC640 from Microchip). The loader file used is the same as shown in Listing 3. All figures are captured using silicon revision 0.3.

Figure 21 shows the full SPI Master mode boot sequence.




Figure 21. Timing Diagram for SPI Master Mode Boot Sequence

Initially, the on-chip Boot ROM determines the SPI memory type connected: an 8/16/24-bit addressable or an Atmel DataFlash.




Figure 22. SPI Master Mode Boot Sequence: SPI Memory Detection Sequence

Note that Figure 22 has been captured using a silicon revision 0.3 part. On silicon revision 0.2, the `SPICLK` will be high prior to and in between transfers.

The on-chip Boot ROM has detected that a 16-bit addressable SPI memory is connected at this point. Next, it issues the read command and sends out address `0x0000` to read in the first 10-byte header for the Init Code DXE Count Block.




Figure 23. SPI Master Mode Boot Sequence: Boot 10-Byte Header for Init Code DXE Count Block

Since the Init Code DXE Count Block is a 4-byte ignore block, the on-chip Boot ROM will then issue the read command and send out address `0x000E` for the 10-byte header for Block 1 of the Init Code DXE. After this header is read in, the on-chip Boot ROM will know where Block 1 will reside in memory and how many bytes to boot into that location.




Figure 24. SPI Master Mode Boot Sequence: Boot 10-Byte Header for Block 1 of Init Code DXE

Once this information is processed, the on-chip Boot ROM will again issue a read command and send out address 0x0018 to boot in Block 1 of the Init Code DXE.




Figure 25. SPI Master Mode Boot Sequence: Boot Block 1 of Init Code DXE

Appendix: Boot Modes vs. Silicon Revisions

The following boot mode options apply to all ADSP-BF531/BF532/BF533 derivatives.

Silicon Revision 0.1

BMODE[1:0]	Description
00	Executes from external 16-bit memory connected to ASYNC Bank0 (bypass Boot ROM)
01	Boots from 8/16-bit flash/PROM. (Only 8-bit boot supported) ¹
10	Boots from an 8-bit addressable SPI memory in SPI Master mode
11	Boots from a 16-bit addressable SPI memory in SPI Master mode

¹Only 8-bit boot is supported. A 16-bit flash will be zero-padded to “simulate” an 8-bit boot.

Table 2. Silicon Revision 0.1 Boot Modes

On Silicon revision 0.1, IGNORE and INIT Blocks are not supported.



Note that for Silicon Revision 0.1, addresses 0xFF90 0000 – 0xFF90 000F (first 16 bytes of L1 Data Bank B) must be reserved. This memory range is used by the on-chip boot ROM to store header information of each block within the loader file. After booting, this memory range can be used by the application during runtime.

Silicon Revision 0.2

Silicon revision 0.2 introduced 24-bit SPI mode. An SPI device auto-detection enables 8/16/24-bit memory devices to be covered by one BMODE configuration. Furthermore, silicon revision 0.2 introduced the INIT code functionality.

BMODE[1:0]	Description
00	Executes from external 16-bit memory connected to ASYNC Bank0 (bypass Boot ROM)
01	Boots from 8/16-bit flash/PROM. (Only 8-bit boot supported). ¹
10	Reserved
11	Boots from a 8/16/24-bit addressable SPI memory in SPI Master mode (pull-up required on MISO). ^{2,3}

¹Only 8-bit boot is supported. A 16-bit flash will be zero-padded to “simulate” an 8-bit boot.

²Zero-fill blocks are not supported for SPI Master mode booting in silicon revision 0.2 due to an error in the on-chip Boot ROM. Zeros must be included within the loader file for this mode.

³The first byte of an SPI bootable loader file must be 0x00.

Table 3. Silicon Revision 0.2 Boot Modes



Note that for Silicon Revision 0.2, addresses 0xFF80 7FE0 – 0xFF80 7FFF (last 32 bytes of L1 Data Bank A) must be reserved. This memory range is used by the on-chip boot ROM to store header information of each block within the loader file. After booting, this memory range can be used by the application during runtime.

 Notes ^{1, 2, 3} above are taken care of by the elfloader utility only if invoked in 0.2 mode (use the `-si-revision 0.2` command-line switch), which is the default case in the current VisualDSP++ 3.5 tools. This, however, will change in future tools releases when silicon revision 0.3 becomes available.

Silicon Revision 0.3

Silicon revision 0.3 introduced SPI slave booting. SPI Master mode supports DataFlash devices from Atmel in addition to standard 8/16/24-bit SPI memories. It also features true 16-bit flash/PROM mode. The support for software reset has been cleaned up as well.

BMODE[1:0]	Description
00	Executes from external 16-bit memory connected to ASYNC Bank0 (bypass Boot ROM)
01	Boots from 8/16-bit flash/PROM
10	Boots from an SPI host in SPI Slave mode
11	Boots from an 8/16/24-bit addressable SPI memory in SPI Master mode with support for the following Atmel DataFlash devices: AT45DB041B, AT45DB081B, and AT45DB161B

Table 4. Silicon Revision 0.3 Boot Modes

 Note that for Silicon Revision 0.3, addresses `0xFF80 7FF0 – 0xFF80 7FFF` (last 16 bytes of L1 Data Bank A) must be reserved. This memory range is used by the on-chip boot ROM to store header information of each block within the loader file. After booting, this memory range can be used by the application during runtime.

 To enable silicon revision 0.3 features, the elfloader utility must be invoked in 0.3 mode (use the `-si-revision 0.3` command-line switch). This will be the default case in future updates of the VisualDSP++ 3.5 tools, as soon as silicon revision 0.3 is available. The current version of the elfloader utility (pre-silicon revision 0.3) defaults to 0.2 mode, and should be called by the `-si-revision 0.3` command-line switch for silicon revision 0.3 features.

 The on-chip Boot ROM of silicon revision 0.3 is completely backward compatible with silicon revision 0.2. Customers with silicon revisions 0.2 **and** 0.3 must invoke the elfloader utility with the `-si-revision 0.2` command-line switch.

Appendix: Blackfin Loader File Viewer

The [Blackfin Loader File Viewer](http://www.blackfin.org/tools) ([LdrViewer](#)) available from <http://www.blackfin.org/tools>) is a very useful utility that takes a loader file as an input and breaks it down and categorizes it into individual .DXE files and displays it as individual blocks with headers (ADDRESS, COUNT, and FLAG). This handy utility can help you view a loader file's content. When the file in [Listing 3](#) is loaded into the [LdrViewer](#), the GUI contents will look like the following:




Figure 26. Blackfin Loader File Viewer Utility

Note that the LdrViewer utility is not part of the standard VisualDSP++ software toolset.

References

- [1] *VisualDSP++ 3.5 Loader Manual for 16-bit Processors*. Rev 1.0, October 2003. Analog Devices, Inc.
- [2] *ASDP-BF533 Blackfin Processor Hardware Reference*. Rev 3.3, September 2008. Analog Devices, Inc.
- [3] *Running Programs from Flash on ADSP-BF533 Blackfin Processors (EE-239)*. Rev 1, May 2004. Analog Devices Inc.
- [4] *AT45DB041B DataFlash Datasheet*. April 2004. Atmel Inc.
- [5] *AT45DB081B DataFlash Datasheet*. November 2003. Atmel Inc.
- [6] *AT45DB161B DataFlash Datasheet*. November 2003. Atmel Inc.

Document History

Revision	Description
<i>Rev 4 – September 29, 2008 by M. Kokaly-Bannourah</i>	<ul style="list-style-type: none"> • Added informational bullet for Figure 15.
<i>Rev 3 – January 11, 2005 by H. Desai</i>	<ul style="list-style-type: none"> • Added informational bullets for reserved memory regions
<i>Rev 2 – December 17, 2004 by H. Desai</i>	<ul style="list-style-type: none"> • Added pull-ups to the /AMS0 for all flash boot figures • Added a pull-up to PF2 in Figure 20 • Described pull-up or pull-down on SPICLK in Figure 20 • Specified maximum SPI Baud Rate for SPI Slave Mode Boot • Indicated that rev. 0.1 does not support IGNORE and INIT Blocks • Changed the term “feedback strobe” to host wait (HWAIT) signal • Added a discussion on Atmel DataFlash derivatives
<i>Rev 1 – June 03, 2004 by H. Desai</i>	Initial Release