Writing Efficient Floating-Point FFTs for ADSP-TS201 TigerSHARC® Processors

Contributed by Boris Lerner  Rev 2 – March 4, 2004

Introduction

So, you want to write efficient code for the ADSP-TS201 TigerSHARC® processor? Or, maybe, you have come across the optimized example floating-point FFT for this processor and would like to understand how it works and what the author had in mind when writing it. This application note tries to answer both questions by going through that FFT example and all its levels of optimization in detail. This example can be followed in developing other algorithms and code optimized for the ADSP-TS201S processor.

Generally, most algorithms have several levels of optimization, all of which are discussed in detail in this note. The first and most straightforward level of optimization is paralleling of instructions, as the processor architecture will allow. This is simple and boring. The second level of optimization is loop unrolling and software pipelining to achieve maximum parallelism and to avoid pipeline stalls. Although more complex than the simple parallelism of level one, this can be done in prescribed steps without good understanding of the algorithm and, thus, requires little ingenuity. The third level is to restructure the math of the algorithm to still produce valid results, but so that the new restructured algorithm fits the processor’s architecture better. Being able to do this requires a thorough understanding of the algorithm and, unlike software pipelining, there are no prescribed steps that lead to the optimal solution. This is where most of the fun in writing optimized code lies.

In practical applications it is often unnecessary to go through all of these levels. When all of the levels are required, it is always best to do these levels of optimization in reverse order. By the time the code is fully pipelined, it is too late to try to change the fundamental underlying algorithm. Thus, a programmer would have to think about the algorithm structure first and organize the code accordingly. Then, levels two and one (paralleling, unrolling, and pipelining) are usually done at the same time.

The code that this note refers to is supplied by Analog Devices in the form that allows it to be called as either a real or a complex FFT, the last calling parameter of the function defining if real or complex is to be called. The real N-point FFT is obtained from the complex N/2-point FFT with an additional special stage at the end. This note is concerned with code optimization more than the technicalities of the special stage, so it discusses the algorithm for the complex FFT portion of the code only. The last special stage of the real FFT is discussed in detail in the comments of the code.

Standard Radix-2 FFT Algorithm

Figure 1 shows a standard 16-point radix-2 FFT implementation, after the input has been bit-reversed. Traditionally, in this algorithm, stages
1 and 2 are combined together with the required bit reversing into a single optimized loop (since these two stages require no multiplies, only adds and subtracts). Each of the remaining stages is usually done by combining the butterflies that share the same twiddle factors together into groups (so the twiddles have to be fetched only once for each group). Un-optimized assembly source code for a TigerSHARC processor implementing this algorithm is shown in Listing 1. This, with a few tricks that are irrelevant to this discussion, is the way that the 32-bit floating-point FFT code was written when it was targeted to an ADSP-TS101 processor. The benchmarks (in core clock cycles) for this algorithm, including bit reversal, running on an ADSP-TS101 and ADSP-TS201, are shown in Table 1. Note that since the ADSP-TS101 has less memory per memory block than a ADSP-TS201, larger point size benchmarks do not apply to the ADSP-TS101. Clearly, as long as the data fits into the ADSP-TS201 cache, it is efficient. Once the data becomes too large for the cache, this FFT implementation becomes extremely inefficient – the cycle count increases from optimal by a factor of five.

Figure 1. Standard Structure of the 16-Point FFT
//*********************************** Stages *************************************

k10 = k31 + N;;       // twiddles stride
k11 = k31 + N/2;;      // butterflies/group
j12 = j31 + 1;;       // groups
j10 = j31 + 2;;       // width of butterfly
j11 = j31 + 4;;       // butterfly stride
k20 = k31 + STAGES;;

_stages_loop:
    j0 = j31 + j29;;     // j0 -> internal_buff
    k0 = k31 + k30;;     // k0 -> twiddles
    j13 = j31 + 0;;
    LC1 = j12;;

    _group_loop:
        xr1:0 = L[k0 += k10];;    // xr0=cos, xr1=-sin
        j1 = j0 + j10;;     // j1 -> second input to butterfly
        LC0 = k11;;

        _butterfly_loop:
            xr3:2 = L[j0 += 0];;   // xr2=Re1, xr3=Im1
            xr4:3 = L[j1 += 0];;   // xr4=Re2, xr3=Im2
            xr5 = r4 * r0;;    // xr5=Re*cos
            xr6 = r5 * r1;;    // xr6=Im*sin
            xr8 = r4 * r1;;    // xr8=Re*sin
            xr9 = r5 * r0;;    // xr9=Im*cos
            xfr6 = r4 * r1;;    // xfr6=Re*cos
            xfr7 = r5 * r0;;    // xfr7=Im*sin
            xfr8 = r4 * r1;;    // xfr8=Re*sin
            xfr9 = r5 * r0;;    // xfr9=Im*cos
            xfr10 = r4 * r1;;    // xfr10=Re*cos
            xfr11 = r5 * r0;;    // xfr11=Im*sin
            xfr12 = r4 * r1;;    // xfr12=Re*sin
            xfr13 = r5 * r0;;    // xfr13=Im*cos
            xfr14 = r4 * r1;;    // xfr14=Re*cos
            xfr15 = r5 * r0;;    // xfr15=Im*sin
            L[j0 += j11] = xfr13:12;;
            L[j1 += j11] = xfr15:14;;
            if NLC0E, jump _butterfly_loop (NP);;
            if NLC1E, jump _group_loop (NP);;
            k10 = lshiftr k10;;     // twiddles stride
            k11 = lshiftr k11;;     // butterflies/group
            j12 = j12 + j12;;     // groups
            j10 = j10 + j10;;     // width of butterfly
            j11 = j11 + j11;;     // butterfly stride
            k20 = k20 - 1;;
            if NKEQ, jump _stages_loop (NP);;

Listing 1. fft32_unoptimized.asm

<table>
<thead>
<tr>
<th>Points</th>
<th>ADSP-TS101 Input not in cache</th>
<th>ADSP-TS201 Input not in cache</th>
<th>ADSP-TS201 Input in cache</th>
</tr>
</thead>
<tbody>
<tr>
<td>256</td>
<td>2172</td>
<td>2641</td>
<td>2218</td>
</tr>
<tr>
<td>512</td>
<td>4582</td>
<td>5533</td>
<td>4649</td>
</tr>
<tr>
<td>1024</td>
<td>9872</td>
<td>12170</td>
<td>9992</td>
</tr>
<tr>
<td>2048</td>
<td>21338</td>
<td>26610</td>
<td>22173</td>
</tr>
<tr>
<td>4096</td>
<td>46244</td>
<td>197272</td>
<td>NA</td>
</tr>
<tr>
<td>8192</td>
<td>99886</td>
<td>444628</td>
<td>NA</td>
</tr>
<tr>
<td>16384</td>
<td>215224</td>
<td>987730</td>
<td>NA</td>
</tr>
<tr>
<td>32768</td>
<td>NA</td>
<td>213320</td>
<td>NA</td>
</tr>
<tr>
<td>65536</td>
<td>NA</td>
<td>4720010</td>
<td>NA</td>
</tr>
</tbody>
</table>

Table 1. Core Clock Cycles for N-point Complex FFT

Optimizing the Structure of the FFT for ADSP-TS201 Processors

To be able to re-structure the algorithm to perform optimally on ADSP-TS201, we have to understand why the performance of large FFTs using the conventional FFT structure is so poor.

ADSP-TS201 memory is optimized for sequential reads. Cache is designed to help with algorithms where the reads are not sequential. In the conventional FFT algorithm, each stage’s butterflies stride doubles, so the reads are non-sequential and, with each new stage, the cache is less and less likely to be a hit – the reads are all over the place. The solution lies in re-arranging a stage’s output to ensure that the next stage’s reads are sequential. The structure of the algorithm implementation is shown in Figure 2.
It is simple enough to trace this diagram by hand to see that it is simply a re-ordering of the diagram in Figure 1. Amazingly enough, the final output is in correct order. This can be easily proven for general $N = 2^k = \text{the number of points in the FFT}$. Note that the re-ordering is given by the following formula:

$$f(n) = \begin{cases} 
\frac{n}{2}, & \text{if } n \text{ is even} \\
\frac{n-1}{2} + \frac{N}{2}, & \text{if } n \text{ is odd}
\end{cases}$$

Thus, if $n$ is even, it is shifted right and if $n$ is odd, it is shifted right and its most significant bit is set. This is, of course, equivalent to the operation of right 1-bit rotation, which after $K = \log_2(N)$ steps returns the original $n$ back. Thus, the output after K stages is in correct order again.

Great! We have our new structure. It has sequential reads and we are lucky enough that the output is in the correct order. This should be much more efficient. Right? Let’s write the code for it! Well, before we spend a lot of time writing the code, we should ensure that all of the DSP operations that we are about to do actually fit into our processor architecture efficiently. There may be no reason to optimize data movements if the underlying math suffers.
The first obvious point to notice is that this structure cannot be done in-place due to its re-ordering. The stages will have to ping-pong their input/output buffers. This should not be a problem. The ADSP-TS201 processor has a lot of memory on board, but should memory optimization be required (and input does not have to be preserved), we can use the input as one of the two ping-pong buffers.

Next, we note that a traditional FFT combines butterflies that share twiddles into the same group to save twiddle fetch cycles. Amazingly, the twiddles of the structure in Figure 2 line up linearly – one group at a time. We are lucky again!

Now, what would a butterfly of this new structure consist of? Table 2 lists the operations necessary to perform a single complex butterfly. Since the ADSP-TS201 is a SIMD processor (i.e., it can double all the computes), we will write the steps outlined in Listing 1 in SIMD fashion, so that two adjacent butterflies are computed in parallel, one in the X-Compute block and the other one in the Y-Compute block. Let us analyze the DSP operations in more detail. F1, F2, K2 and F4 fetch a total of four 32-bit words, which on ADSP-TS201 can be done in a single quad fetch into X-Compute block registers. To be able to supply SIMD machine with data, we would also have to perform a second butterfly quad fetch into the Y-Compute block registers. Then, M1, M2, M3, M4, A1, and A2 will perform SIMD operations for both butterflies.

The ADSP-TS201 supports a single add/subtract instruction, so A3 and A4 can be combined into a single operation (which is, of course, performed SIMD on both butterflies at once) and similarly A5 and A6 can be combined, as well.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>F1</td>
<td>Fetch Real(Input1) of the Butterfly</td>
</tr>
<tr>
<td>F2</td>
<td>Fetch Imag(Input1) of the Butterfly</td>
</tr>
<tr>
<td>K2</td>
<td>Fetch Real(Input2) of the Butterfly</td>
</tr>
<tr>
<td>F4</td>
<td>Fetch Imag(Input2) of the Butterfly</td>
</tr>
<tr>
<td>M1</td>
<td>K2 * Real(twiddle)</td>
</tr>
<tr>
<td>M2</td>
<td>F4 * Imag(twiddle)</td>
</tr>
<tr>
<td>M3</td>
<td>K2 * Imag(twiddle)</td>
</tr>
<tr>
<td>M4</td>
<td>F4 * Real(twiddle)</td>
</tr>
<tr>
<td>A1</td>
<td>M1–M2 = Real(Input2*twiddle)</td>
</tr>
<tr>
<td>A2</td>
<td>M3+M4 = Imag(Input2*twiddle)</td>
</tr>
<tr>
<td>A3</td>
<td>F1 + A1 = Real(Output1)</td>
</tr>
<tr>
<td>A4</td>
<td>F1 - A1 = Real(Output2)</td>
</tr>
<tr>
<td>A5</td>
<td>F2 + A2 = Imag(Output1)</td>
</tr>
<tr>
<td>A6</td>
<td>F2 – A2 = Imag(Output2)</td>
</tr>
<tr>
<td>S1</td>
<td>Store(Real(Output1))</td>
</tr>
<tr>
<td>S2</td>
<td>Store(Imag(Output1))</td>
</tr>
<tr>
<td>S3</td>
<td>Store(Real(Output2))</td>
</tr>
<tr>
<td>S4</td>
<td>Store(Imag(Output2))</td>
</tr>
</tbody>
</table>

Table 2. Single Butterfly Done Linearly – Logical Implementation

Now we run into a problem: S1, S2, S3 and S4 cannot be performed in the same cycle, since S3 and S4 are destined to another place in memory due to our output re-ordering. Instead, we can store S1 and S2 for both butterflies in one cycle (lucky again – these are adjacent!) and S3 and S4 for both butterflies in the next cycle. So far, so good – the new set of operations is summarized in Table 3.
<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>F1</td>
<td>Fetch Input1,2 of the Butterfly1</td>
</tr>
<tr>
<td>F2</td>
<td>Fetch Input1,2 of the Butterfly2</td>
</tr>
<tr>
<td>M1</td>
<td>Real(Input2) * Real(twiddle)</td>
</tr>
<tr>
<td>M2</td>
<td>Imag(Input2) * Imag(twiddle)</td>
</tr>
<tr>
<td>M3</td>
<td>Real(Input2) * Imag(twiddle)</td>
</tr>
<tr>
<td>M4</td>
<td>Imag(Input2) * Real(twiddle)</td>
</tr>
<tr>
<td>A1</td>
<td>M1–M2 = Real(Input2*twiddle)</td>
</tr>
<tr>
<td>A2</td>
<td>M3+M4 = Imag(Input2*twiddle)</td>
</tr>
<tr>
<td>A3</td>
<td>Real(Input1) +/- A1 = Real(Output1,2)</td>
</tr>
<tr>
<td>A4</td>
<td>Imag(Input1) +/- A2 = Imag(Output1)</td>
</tr>
<tr>
<td>S1</td>
<td>Store(Output1, both Butterflies)</td>
</tr>
<tr>
<td>S2</td>
<td>Store(Output2, both Butterflies)</td>
</tr>
</tbody>
</table>

Table 3. Single Butterfly Done Linearly – Actual ADSP-TS20x Implementation

Each operation in Table 3 is a single-cycle operation on ADSP-TS201 processor. There is a total of 2 fetches, 4 multiplies, 4 ALU, and 2 store instructions. Since the ADSP-TS201 allows fetches/stores to be paralleled with multiplies and ALUs in a single cycle, loop unrolling, pipelining, and paralleling should yield a 4-cycle execution of these two SIMD butterflies (and we are still efficient in the memory usage!). At this point, we can now be reasonably certain that the above will yield efficient code and we can start developing it. However, careful observation at this point can help us optimize this structure even further. Note that we are only using a total of 4 fetches and stores from a single memory block, say, by using JALU pointer registers. In parallel we can do 3 more fetches/stores/KALU operations without losing any cycles (actually, we can do 4 of them, but we do need one reserved place in one of the instructions for a loop jump back).

Thus, the old rule of fetching twiddles only once per group of butterflies that shares them is no longer necessary – the twiddle fetches come free! And, since the structure of the arrows of Figure 2 is identical at every stage, we may be able to reduce the FFT from the usual three nested loops to only two, provided that we can find a way to correctly fetch the twiddles at each stage (twiddles are the only thing that distinguishes the stages of Figure 2). Figure 2 shows how the twiddles must be fetched at each stage: 1\textsuperscript{st} Stage – all are $W^0$. 2\textsuperscript{nd} Stage – half are $W^0$, next half are $W^{N/4}$. 3\textsuperscript{rd} Stage – one quarter are $W^0$, the next quarter are $W^{N/8}$, the next quarter are $W^{2N/8}$, and the last quarter are $W^{3N/8}$. And so on... If we keep a virtual twiddle pointer offset, increment it to the next sequential twiddle every butterfly, but AND it with a mask before actually using it in the twiddle fetch, we achieve precisely this order of twiddle fetch. Moreover, this rule is the same for every stage, except that the mask at every stage must be shifted down by one bit (i.e., each stage requires twice as fine a resolution of the twiddles as the previous stage). Here, our unused KALU operations come in very handy. To implement this twiddle fetch, we need to increment the virtual offset, mask it and do a twiddle fetch every butterfly… Oh, no! We are in SIMD (i.e. we are doing two butterflies together) and we do not have the 6 available instruction slots for this! But luck saves us again. We can easily notice that all stages except the last share the twiddles between the SIMD pair of butterflies – so, for these stages, we need only to do the twiddle fetch once per SIMD pair of the butterflies! And the three cycles are precisely what we have to do this. Unfortunately, in the last stage, every butterfly has its own unique twiddle; but in the last stage, we do not have to mask – just step the pointer to the next twiddle every time! It will have to be written separately, but it will optimize completely as well. Table 4 summarizes the latest structure’s steps. Three
new KALU operations (K1, K2 and K3) have been added to Table 3. Time to write the code? Well, no – let us figure out how to pipeline it first.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>K1</td>
<td>Virtual Pointer Offset Mask</td>
</tr>
<tr>
<td>K2</td>
<td>Twiddles Fetch</td>
</tr>
<tr>
<td>K3</td>
<td>Virtual Pointer Offset Increment</td>
</tr>
<tr>
<td>F1</td>
<td>Fetch Input1,2 of the Butterfly1</td>
</tr>
<tr>
<td>F2</td>
<td>Fetch Input1,2 of the Butterfly2</td>
</tr>
<tr>
<td>M1</td>
<td>Real(Input2) * Real(twiddle)</td>
</tr>
<tr>
<td>M2</td>
<td>Imag(Input2) * Imag(twiddle)</td>
</tr>
<tr>
<td>M3</td>
<td>Real(Input2) * Imag(twiddle)</td>
</tr>
<tr>
<td>M4</td>
<td>Imag(Input2) * Real(twiddle)</td>
</tr>
<tr>
<td>A1</td>
<td>M1−M2 = Real(Input2*twiddle)</td>
</tr>
<tr>
<td>A2</td>
<td>M3+M4 = Imag(Input2*twiddle)</td>
</tr>
<tr>
<td>A3</td>
<td>Real(Input1) +/- A1 = Real(Output1,2)</td>
</tr>
<tr>
<td>A4</td>
<td>Imag(Input1) +/- A2 = Imag(Output1)</td>
</tr>
<tr>
<td>S1</td>
<td>Store(Output1, both Butterflies)</td>
</tr>
<tr>
<td>S2</td>
<td>Store(Output2, both Butterflies)</td>
</tr>
</tbody>
</table>

Table 4. Single Butterfly Done Linearly – Modified ADSP-TS20x Implementation

### Pipelining of the Algorithm

Figure 3 shows the algorithm’s operations from Table 4 with arrows showing the dependencies. The arrows of the dependencies indicate that the result of the operation at the start of the arrow is used by the operation at the end of that arrow and, thus, must be completed first to ensure correct data. Some arrows have a stall associated with them, specifically:

- K2 -> M1, M2, M3, M4
- F1, F2 -> M1, M2, M3, M4, A3, A4
- M1, M2 -> A1
- M3, M4 -> A2
- A1, A2 -> A3, A4

This means that if the operation at the start of the arrow is immediately followed by the operation at the end of that arrow, the result will be correct, but code execution will produce a stall. Thus, to fully optimize the code, operations at the ends of arrows with stalls must be kept more than one instruction line apart.

![Figure 3. Reorganized Structure’s Dependencies]

A quick observation of the dependencies in Figure 3 is sufficient to analyze the level of pipelining and the number of compute block registers needed to do it.
Table 5. Number of Compute Block Registers Required to Pipeline the Butterflies

<table>
<thead>
<tr>
<th>State</th>
<th>Dependency To States</th>
<th>Max Dep Cycles</th>
<th>Compute Block Registers Needed</th>
</tr>
</thead>
<tbody>
<tr>
<td>K1</td>
<td>K2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>K2</td>
<td>M1,M2,M3,M4</td>
<td>5</td>
<td>$4 \times \lceil \frac{5}{4} \rceil + 1 = 8$</td>
</tr>
<tr>
<td>K3</td>
<td>K1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>F1</td>
<td>M1,M2,M3,M4, A1,A2</td>
<td>10</td>
<td>$4 \times \lceil \frac{10}{4} \rceil + 1 = 16$</td>
</tr>
<tr>
<td>F2</td>
<td>M1,M2,M3,M4, A1,A2</td>
<td>10</td>
<td>$4 \times \lceil \frac{10}{4} \rceil + 1 = 16$</td>
</tr>
<tr>
<td>M1</td>
<td>A1</td>
<td>2</td>
<td>$2 \times \lceil \frac{2}{4} \rceil + 1 = 2$</td>
</tr>
<tr>
<td>M2</td>
<td>A1</td>
<td>2</td>
<td>$2 \times \lceil \frac{2}{4} \rceil + 1 = 2$</td>
</tr>
<tr>
<td>M3</td>
<td>A2</td>
<td>2</td>
<td>$2 \times \lceil \frac{2}{4} \rceil + 1 = 2$</td>
</tr>
<tr>
<td>M4</td>
<td>A2</td>
<td>2</td>
<td>$2 \times \lceil \frac{2}{4} \rceil + 1 = 2$</td>
</tr>
<tr>
<td>A1</td>
<td>A3,A4</td>
<td>2</td>
<td>$2 \times \lceil \frac{2}{4} \rceil + 1 = 2$</td>
</tr>
<tr>
<td>A2</td>
<td>A3,A4</td>
<td>2</td>
<td>$2 \times \lceil \frac{2}{4} \rceil + 1 = 2$</td>
</tr>
<tr>
<td>A3</td>
<td>S1,S2</td>
<td>1</td>
<td>$4 \times \lceil \frac{1}{4} \rceil + 1 = 4$</td>
</tr>
<tr>
<td>A4</td>
<td>S1,S2</td>
<td>1</td>
<td>$4 \times \lceil \frac{1}{4} \rceil + 1 = 4$</td>
</tr>
<tr>
<td>S1</td>
<td>none</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>S2</td>
<td>none</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Total Regs</td>
<td></td>
<td></td>
<td>60</td>
</tr>
</tbody>
</table>

Table 5. Number of Compute Block Registers Required to Pipeline the Butterflies

Full pipelining, as mentioned earlier, would give a 4-cycle SIMD pair of butterflies. Thus,

$\text{Pipelined\_CB\_Registers\_Per\_State\_Output} = \frac{\text{Unpipelined\_CB\_Registers\_Per\_State\_Output} \times \lceil \text{Maximum\_Dependency\_Cycles} / 4 \rceil + 1}{4}$

Here, $\lceil x \rceil$ denotes the integer part of the number $x$. We can therefore determine the number of compute block registers needed, as shown in Table 5. Note that $A3$ and $A4$ require twice as many output registers as $M1$, $M2$, $M3$, $M4$, $A1$ and $A2$ since $A3$ and $A4$ are add/subtracts.

The resulting requirement to fully pipeline this code is 60 compute block registers, out of 64 total – just barely made it!

Table 6. Pipelined Butterflies

We pipeline this fully symbolically, using the mnemonics of Table 4 and Figure 3. The pipelining is shown in Table 6, in which “+” in the operation indicates the operation that corresponds to the next set of the butterflies and “-” corresponds to the operation in the previous set of the butterflies.
All instructions are paralleled, there are no stalls, and there is a place to put the jump to the top of the loop (actually, four places, but this is only because the pipeline is 4 pairs of butterflies deep, each iteration of the loop in Table 6 will actually do 4 pairs of butterflies).

**The Code**

Now, writing the code is trivial. The ADSP-TS201 is so flexible that it takes all the challenge right out of it. Just follow the pipeline of Table 6 and the code is done. The resulting code for the stages other than last is shown in Listing 2.

Outside of this inner loop is a stage loop that ping-pongs input/output buffers and shifts the twiddle modifier mask. Pretty simple!

Additional optimization is done by breaking the first two stages away from the main of the code and doing them separately – they do not really require a complex multiply and can be done faster. Also, bit-reversal is incorporated into the first two stages, as well. Now, for the bottom line – how much did the cycle count improve? In Table 7 we repeat Table 1 with additional columns for the benchmarks for the new algorithm. The cycle count for the larger-than-cache FFTs improved by a factor greater than 3! Moreover, the cycle count for FFTs that fit into the cache is better than it was on the original ADSP-TS101 processor, which had no cache or memory latency issues of any kind. The reason for this is that the new architecture allows the code to be written in two nested loops instead of three and, thus, has significantly less overhead. This code, ported to the ADSP-TS101, improves its benchmarks, too – as shown in Table 7.

```
.align_code 4;
_BflyLoop:
  q[j2+=4]=r27:26; k5=k5+k9; fr6=r30*r12; fr16=r6-r7;; // S2----, M3-, A1--
  yr31:0=q[j0+=4]; k3=k5 and k4; fr15=r23*r4; fr26=r6+8+r18; fr26=r6-r18;; // F1, K1, M4-, A3--
  axr3:10:q[j0+=4]; r7:4=l[k7+k3]; fr7=r23*r13; fr26=r9+r19; fr26=r9-r19;; // F2, K2, M5-, A4--
  q[j1+=4]=r25:24; fr14=r30*r13; fr17=r14+r15;; // S1--, M5-, A2--
  q[j2+=4]=r27:26; k5=k5+k9; fr6=r2*r4; fr18=r6-r7;; // S2--, M3, A1--
  yr23:20=q[j0+=4]; k3=k5 and k4; fr15=r31*r4; fr20+r16, fr26=r20-r16;; // F1+, K1+, M4-, A3--
  axr23:20=q[j0+=4]; r7:13=l[k7+k3]; fr7=r21*r13; fr20+r17, fr26=r21-r17;; // F2+, K2+, M2, A4--
  q[j1+=4]=r25:24; fr14=r2*r5; fr19=r14+r15;; // S1--, M3, A2--
  q[j2+=4]=r27:26; k5=k5+k9; fr6=r10*r12; fr16=r6-r7;; // S2--, K3, M1+, A1+
  yr23:20=q[j0+=4]; k3=k5 and k4; fr15=r33*r4; fr20+r18, fr26=r28-r18;; // F1++, K1++, M4, A3--
  axr23:20=q[j0+=4]; r7:13=l[k7+k3]; fr7=r23*r13; fr20+r19, fr26=r23-r19;; // F2++, K2++, M2+, A4--
  q[j1+=4]=r25:24; fr14=r10*r13; fr17=r14+r15;; // S1+, M3+, A2+
  q[j2+=4]=r27:26; k5=k5+k9; fr6=r22*r4; fr18=r6--r7;; // S2++, K3+, M1++, A1+
  yr31:28:q[j0+=4]; k3=k5 and k4; fr15=r21*r4; fr26=r0+r16; fr26=r0-r16;; // F1++, K1++, M4+, A3--
  axr31:28:q[j0+=4]; r7:13=l[k7+k3]; fr7=r23*r13; fr26=r17, fr27=r17;; // F2++, K2++, M2++, A4--
.align_code 4;
if NLCE, jump _BflyLoop;
q[j1+=4]=r25:24; fr16=r22*r5; fr19=r14+r15;; // S1, M3+, A2+
```

Listing 2. fft32.asm - fragment
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>256</td>
<td>2172</td>
<td>1958</td>
<td>2641</td>
<td>2402</td>
<td>2218</td>
<td>1963</td>
</tr>
<tr>
<td>512</td>
<td>4582</td>
<td>4276</td>
<td>5533</td>
<td>5192</td>
<td>4649</td>
<td>4283</td>
</tr>
<tr>
<td>1024</td>
<td>9872</td>
<td>9410</td>
<td>12170</td>
<td>11662</td>
<td>9992</td>
<td>9419</td>
</tr>
<tr>
<td>2048</td>
<td>21338</td>
<td>20688</td>
<td>26610</td>
<td>25316</td>
<td>22173</td>
<td>20699</td>
</tr>
<tr>
<td>4096</td>
<td>46244</td>
<td>45278</td>
<td>197272</td>
<td>69924</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>8192</td>
<td>99886</td>
<td>98540</td>
<td>444628</td>
<td>147628</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>16384</td>
<td>215224</td>
<td>213243</td>
<td>987730</td>
<td>313292</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>32768</td>
<td>NA</td>
<td>NA</td>
<td>2133220</td>
<td>662614</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>65536</td>
<td>NA</td>
<td>NA</td>
<td>4720010</td>
<td>1397544</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Table 7. Core Clock Cycles for N-point Complex FFT, New versus Old Structure

Usage Rules

The C-callable complex FFT routine is called as

\[ \text{FFT32}(\&(\text{input}), \&(\text{ping\_pong\_buffer1}), \&(\text{ping\_pong\_buffer2}), \&(\text{output}), N, F); \]

where

- \( \text{input} \rightarrow \) FFT input buffer,
- \( \text{output} \rightarrow \) FFT output buffer,
- \( \text{ping\_pong\_bufferx} \) are the ping pong buffers,
- \( N=\)Number of complex points,
- \( F=0 \) if FFT is real and \( 1 \) if FFT is complex.

As mentioned earlier, due to data re-ordering, stages cannot be done in-place and have to ping-pong. Thus, \( \text{ping\_pong\_buffer1} \) and \( \text{ping\_pong\_buffer2} \) have to be two distinct buffers. However, depending on the routine’s user requirements, some memory optimization is possible. \( \text{Ping\_pong\_buffer1} \) can be made the same as \( \text{input} \) if \( \text{input} \) does not need to be preserved. Also, if \( \log_2(N) \) is even, \( \text{output} \) can be made the same as \( \text{ping\_pong\_buffer2} \) and if \( \log_2(N) \) is odd, \( \text{output} \) can be made the same as \( \text{ping\_pong\_buffer1} \). Below are two examples of the routine usage with minimal use of memory:

\[ \text{FFT32}(\&(\text{input}), \&(\text{input}), \&(\text{output}), (\text{output}), 1024, 1); \]
\[ \text{FFT32}(\&((\text{input}), \&(\text{input}), \&(\text{ping\_pong\_buffer2}), (\text{input}), 2048, 1); \]

To eliminate memory block access conflicts, \( \text{input} \) must reside in a different memory block than \( \text{ping\_pong\_buffer2} \) and twiddle factors must reside in a different memory block than the ping-pong buffers. Of course, all code must reside in a block that is different from all the data buffers, as well. Ping-pong buffers can share a memory block, however – there is no instruction that accesses both ping-pong buffers in the same cycle.
Appendix

Complete Source Code of the Optimized FFT

/* fft32.asm
Prelim rev. October 19, 2003 - BL
Rev. 1.0 - added real inputs case - PM
This is assembly routine for the Complex radix-2 C-callable FFT on TigerSHARC
family of DSPs.

I. Description of Calling.

1. Inputs:
   j4 -> input (ping-pong buffer 1)
   j5 -> ping-pong buffer 1
   j6 -> ping-pong buffer 2
   j7 -> output
   j27+0x18 -> N = Number of points
   j27+0x19 -> REAL or COMPLEX

2. C-Calling Example:
   fft32(&(input), &(ping_pong_buffer1), &(ping_pong_buffer2), &(output), N, COMPLEX);

3. Limitations:
   a. All buffers must be aligned on memory boundary which is a multiple of 4.
   b. N must be between 32 and MAX_FFT_SIZE.
   c. If memory space savings are required and input does not have to be
      preserved, ping_pong_buffer1 can be the same buffer as input.
   d. If memory space savings are required, output can be the same buffer
      as ping_pong_buffer1 or the same as ping_pong_buffer1 if the number of
      FFT stages is odd (i.e. Log2(N) is odd).

4. MAX_FFT_SIZE can be selected via #define. Larger values allow for more choices
   of N, but its twiddles will occupy more memory.

5. This C - callable function can process up to 64K blocks of data on TS201
   (16K blocks on TS101) because C environment itself necessitates memory.
   Therefore, if more input points are necessary, assembly language development
   may become a must. On TS201, a block of memory is 128K words long, so
   maximum N is 128K real points or 64K complex points. TS101 contains
   only 2 blocks of data memory of 64K words and 4 buffers must be
   accommodated. Therefore, maximum N is 32K real words or 16K complex words.

II. Description of the FFT algorithm.

1. The input data is treated as complex interleaved N-point.

2. Due to re-ordering, no stage can be done in-place.

3. The bit reversal and the first two stages are combined into
   a single loop. This loop takes data from input and stores it
   in the ping-pong buffer1.

4. Each subsequent stage ping-pongs the data between the two ping-pong
   buffers. The last stage uses FFT output buffer for its output.

5. Although the FFT is designed to be called with any point size
   N <= MAX_FFT_SIZE by subsampling the twiddle factors, for ADSP-TS20x
   processors, the best cycle optimization is achieved when MAX_FFT_SIZE=N.
   For ADSP-TS101 all choices of MAX_FFT_SIZE are equally optimal.

III. Description of the REAL FFT algorithm.

1. The input data is treated as complex interleaved N/2-point. The N/2 point complex
   FFT will be computed first. Thus, N is halved, now number of points = N/2.

2. Details and source code of the N/2 point complex FFT are in II above.

3. Real re-combine:
   Here the complex N/2-point FFT computed in the previous steps is recombined to
   produce the N-point real FFT. If G is the complex FFT and F is the real FFT,
   the formula for F is given by:
   \[ F(n) = 0.5 * (G(n) + \text{conj}(G(N/2-n))) - 0.5 * i * \exp(-2 \pi i n/N) * (G(n) - \text{conj}(G(N/2-n))). \]
   From this the following can be derived:
   \[ \text{conj}(F(N/2-n)) = 0.5 * (G(n) + \text{conj}(G(N/2-n))) + 0.5 * i * \exp(-2 \pi i n/N) * (G(n) - \text{conj}(G(N/2-n))). \]
   Thus, this can be computed in (n,N/2-n) pairs, as follows (dropping factor of 2):
   \[ G(n) \rightarrow \text{conj}(G(N/2-n)) \rightarrow \text{conj}(G(N/2-n)) \rightarrow \text{conj}(G(N/2-n)) \rightarrow F(n) \]
   This is very efficient on the TigerSHARC architecture due to the add/subtract
   instruction.

IV. For all additional details regarding this algorithm and code, see EE-218
Writing Efficient Floating-Point FFTs for ADSP-TS201 TigerSHARC® Processors (EE-218) Page 12 of 16

application note, available from the ADI web site.
*/
#include "FFTDef.h"
#include "defts201.h"

#include "FFTDef.h"
#include "defts201.h"

extern _twiddles;

section program;
global _FFT32;

_FFT32:

_prologue
mENTER
mPUSHQ(xR31:28)
mPUSHQ(xR27:24)
mPUSHQ(yR31:28)
mPUSHQ(yR27:24)

_setup
j17 = [j27 + 0x18];
// j17 = N
comp(j11,COMPLEX);
if jeq, jump _FFTStages1and2;
if real, jump _FFTStages1and2;

_bit_reverse
k5=lshiftr j1;
// k5=N/2
j0=j31+j6;
// k0->input
k10=j4;
// k10->input
k12=j31+k6;
// k12=N/4-1
k13=j24+j9;
// k13=N/16-1

_stages
r5:4=q[k1+k6];
r7:6=q[k3+k6];
k6=k6+k8 (br);
fr16=r0+r4, fr20=r0-r4;
r3:2=q[k2+k6];
r5:4=q[k1+k6];
r7:6=q[k3+k6];
k6=k6+k8 (br);
r3:2=q[k2+k6];

_align_code 4;

_stages_loop
r3:2=q[k2+k6];
q[j2+=4]=yr23:20;
fr16=r0+r4, fr20=r0-r4;
r3:2=q[k2+k6];
q[j3+=4]=xr23:20;
fr16=r2+r5, fr29=r2-r5;
r3:2=q[k2+k6];
q[j14+=4]=yr31:28;
fr16=r18+r26, fr30=r18-r26;
r3:2=q[k2+k6];
q[j15+=4]=xr31:28;
fr16=r20+r28, fr30=r20-r28;
fr20=r20+r28, fr28=r20-r28;
fr29=r29+r21, fr21=r29-r21;
fr22=r22+r30, fr30=r22-r30;
fr31=r31+r23, fr23=r31-r23;

align_code 4;

_stages_loop:
rs1:0=q[k0+k6]; q[j2+=4]=yr23:20; fr16=r0+r4, fr24=r0-r4;
rs2:0=q[k2+k6]; q[j3+=4]=xr23:20; fr17=r2+r5, fr25=r2-r5;
s1:0=q[k1+k6]; q[j14+=4]=yr31:28; fr18=r18+r26, fr30=r18-r26;
s1:0=q[k1+k6]; q[j15+=4]=xr31:28; fr19=r19+r27, fr27=r19-r27;
k6=k6+k5 (br);
fr16=r0+r4, fr20=r0-r4;
k6=k6+k5 (br);
fr16=r0+r4, fr20=r0-r4;
k6=k6+k5 (br);
fr16=r0+r4, fr20=r0-r4;
k6=k6+k5 (br);
fr16=r0+r4, fr20=r0-r4;
k6=k6+k5 (br);
Writing Efficient Floating-Point FFTs for ADSP-TS201 TigerSHARC® Processors (EE-218) Page 13 of 16

```plaintext
//align_code 4;
if NLC0E, jump _StageLoop;
q[2]=y[2]=y27:26; k5=k5+k9; fr6=r6+e6; fr6=r6+e6; // S2---, K3-, M1-, A1--
yr30:o[q[0]=o[4]; k3=k5 and k4; fr6=r6+e6; fr6=r6+e6; // F1, K1, M4---, A3---
xr30:o[q[4]; r5=4+1[k7+k3]; fr7=r7+e7; fr7=r7+e7; // F2, K2, M2- A4---
q[0]=y[0]e[0]=y25:24; fr4=r4+e4; fr4=r4+e4; // S1---, M3-, A2--
yr11:o[q[0]=o[4]; k3=k5 and k4; fr6=r6+e6; fr6=r6+e6; // F1, K1, M4, A3--
xr11:o[q[4]; r5=4+1[k7+k3]; fr7=r7+e7; fr7=r7+e7; // F2, K2, M2, A4--
fr19=r19+r27, fr27=r19-r27; // swap ping-pong pointers
fr18=r18+r26, fr26=r18-r26; // M2+, A1--
fr17=r17+r25, fr25=r17-r25; // M3, A2--
fr16=r16+r24, fr24=r16-r24; // M4-, A3--
fr15=r15+r23, fr23=r15-r23; // M3-, A2--
fr14=r14+r22, fr22=r14-r22; // M4-, A3--
fr13=r13+r21, fr21=r13-r21; // M3, A2--
fr12=r12+r20, fr20=r12-r20; // M4-, A3--
fr11=r11+r21, fr21=r11-r21; // M3+, A2--
fr10=r10+r22, fr22=r10-r22; // M4-, A3--
fr9=r9+r23, fr23=r9-r23; // M3+, A2--
fr8=r8+r24, fr24=r8-r24; // M4-, A3--
fr7=r7+r25, fr25=r7-r25; // M3+, A2--
fr6=r6+r26, fr26=r6-r26; // M4-, A3--
fr5=r5+r27, fr27=r5-r27; // M3+, A2--
fr4=r4+r28, fr28=r4-r28; // M4-, A3--
fr3=r3+r29, fr29=r3-r29; // M3+, A2--
fr2=r2+r30, fr30=r2-r30; // M4-, A3--
fr1=r1+r31, fr31=r1-r31; // M3+, A2--
fr0=r0+r32, fr32=r0-r32; // M4-, A3--
```

//align_code 4;
if NLC0E, jump _BflyLoop;
q[2]=y[2]=y27:26; k5=k5+k9; fr6=e6+e6; fr6=e6+e6; // S2----, K3-, M1-, A1--
yr31:o[q[0]=o[4]; k3=k5 and k4; fr6=r6+e6; fr6=r6+e6; // F1, K1, M4---, A3---
xr31:o[q[4]; r5=4+1[k7+k3]; fr7=r7+e7; fr7=r7+e7; // F2, K2, M2- A4---
q[0]=y[0]e[0]=y25:24; fr4=e4+e4; fr4=e4+e4; // S1---, M3-, A2--
yr11:o[q[0]=o[4]; k3=k5 and k4; fr6=r6+e6; fr6=r6+e6; // F1, K1, M4, A3--
xr11:o[q[4]; r5=4+1[k7+k3]; fr7=r7+e7; fr7=r7+e7; // F2, K2, M2, A4--
fr19=r19+r27, fr27=r19-r27; // swap ping-pong pointers
fr18=r18+r26, fr26=r18-r26; // M2+, A1--
fr17=r17+r25, fr25=r17-r25; // M3, A2--
fr16=r16+r24, fr24=r16-r24; // M4-, A3--
fr15=r15+r23, fr23=r15-r23; // M3+, A2--
fr14=r14+r22, fr22=r14-r22; // M4-, A3--
fr13=r13+r21, fr21=r13-r21; // M3+, A2--
fr12=r12+r20, fr20=r12-r20; // M4-, A3--
fr11=r11+r21, fr21=r11-r21; // M3+, A2--
fr10=r10+r22, fr22=r10-r22; // M4-, A3--
fr9=r9+r23, fr23=r9-r23; // M3+, A2--
fr8=r8+r24, fr24=r8-r24; // M4-, A3--
fr7=r7+r25, fr25=r7-r25; // M3+, A2--
fr6=r6+r26, fr26=r6-r26; // M4-, A3--
fr5=r5+r27, fr27=r5-r27; // M3+, A2--
fr4=r4+r28, fr28=r4-r28; // M4-, A3--
fr3=r3+r29, fr29=r3-r29; // M3+, A2--
fr2=r2+r30, fr30=r2-r30; // M4-, A3--
fr1=r1+r31, fr31=r1-r31; // M3+, A2--
fr0=r0+r32, fr32=r0-r32; // M4-, A3--
```
```plaintext
// Writing Efficient Floating-Point FFTs for ADSP-TS201 TigerSHARC® Processors (EE-218)

if LC0E; fr26=r26+r27; fr27=r23*r11; xr7:4=q[j3+=-4]; // r26=Re(-i*exp(2*pi*i*(n+1))(G(n+1)-conj(G(N/2-(n+1)))))
fr24=r24+r25; fr25=r21*r9; yr7:4=q[j1+=-4]; // r24=Re(-i*exp(2*pi*i*n)(G(n)-conj(G(N/2-n))))
fr27=r23*r10; // r27=c(n+1)*Im(G(n+1)-conj(G(N/2-(n+1))))
// yr3:0=next G(n+2), G(n+3)
fr25=r21*r8; yr3:0=DAB q[j0+=4]; // r25=c(n)*Im(G(n)-conj(G(N/2-n))),
// xr3:0=next G(n+2+N/8), G(n+3+N/8)
fr26=r22*r11; fr23=r3+r5, fr19=r3-r5; xr3:0=DAB q[j2+=4]; // r26=s(n+1)*Re(G(n+1)-conj(G(N/2-(n+1))))
// r17=Im(G(n)+conj(G(N/2-n))), r21=Im(G(n)-conj(G(N/2-n)))
fr24=r20*r9; fr21=r1+r7, fr17=r1-r7; // r24=s(n)*Re(G(n)-conj(G(N/2-n)))
// twiddles(n+1)
// r22=Re(G(n+1)-conj(G(N/2-(n+1))))
fr18=r2+r4, fr22=r2-r4; yr11:10=l[k8+=k9]; // r18=Re(G(n+1)+conj(G(N/2-(n+1)))),
// twiddles(n)
// yr6=Re(G(N/2-n)), yr7=Im(G(N/2-n))
yr7:4=q[j3+=-4]; xr9:8=q[k12+k9]; // Prime the DAB
if LC0; fr16=r0+r6, fr20=r0-r6; yr9:8=fr16=r0+r6; // N/16
if jeq, jump _FFTEpilogue; // If Complex, done
```

---

This code snippet is part of a larger program for efficient floating-point FFTs on ADSP-TS201 TigerSHARC® Processors. It involves complex mathematical operations, particularly those related to the Fourier Transform, which is a fundamental tool in signal processing and many other areas of engineering and science. The code is written in assembly language, which is optimized for performance on the target hardware.
Writing Efficient Floating-Point FFTs for ADSP-TS201 TigerSHARC® Processors (EE-218) Page 15 of 16

```assembly
.f3cr = x*26+8; fir2 = x+16+x24; f330 = x16+24; // r27 = a(n+1)*Im(G(n+1)-con[G(n+2)-n+1])
fir5 = x2*10; fir4 = x+18+x26; f28 = x18+x26; // x14 =conj(G(n+2)+con[G(n+2)])
fir3 = x+25+12; x3r = x*12+k12+k9; // r13 = c(n)*conj(G(n+2)-n+1)),
fir1 = x+25+12; x11 = x+10+1(k12+k9); // next twiddles n+3B

.align_code 4;
.icombine_stage:
fr16 = x+20+x5; fr20 = x+20+x6; yr9 = x+1k8+k9; // r26 = B(n+2)-con[G(n+2)+n+2])
fr18 = x+20+x4; fr22 = x+20+x4; yr11 = x+1k8+k9; // r28 = B(n+2)-con[G(n+2)+n+2])
fr13 = x+13+17; fr31 = x+13+17; // next twiddles n+4
fr24 = x+24+x29; fr25 = x+21+x9; l[13] = x+21+x9; // r26 = B(n+2)-con[G(n+2)+n+2])
fr26 = x+26+x27; fr27 = x+23+x11; l[13] = x+21+x9; // r25 = B(n+2)-con[G(n+2)+n+2])
fr13 = x+20+x8; fr12 = x+26+x24; fr30 = x+16+x24; l[12] = x+16+x24; // r24 = B(n+2)-con[G(n+2)+n+2])
fr15 = x+22+x10; fr14 = x+18+x26; f28 = x+18+x26; // r23 = B(n+2)-con[G(n+2)+n+2])
fr3 = x+25+x13; x9 = x+1(k12+k9); y7 = x+4+y5; // r22 = B(n+2)-con[G(n+2)+n+2])
fr13 = x+25+x13; l[7] = x+17-k11+10; // next twiddles n+5B
fr15 = x+27+x15; fir3 = x+13+x17; fir5 = x+15+x19; f29 = x+15+x19; 1[l+12] = x+13+x17; // r21 = B(n+2)-con[G(n+2)+n+2])
fr13 = x+25+x13; // r19 = B(n+2)-con[G(n+2)+n+2])
fr15 = x+27+x13; fir3 = x+13+x17; fir5 = x+15+x19; f29 = x+15+x19; 1[l+12] = x+13+x17; // r17 = B(n+2)-con[G(n+2)+n+2])
q[l+14] = x+13+x17; l[10] = x+13+x17; // r15 = B(n+2)-con[G(n+2)+n+2])
q[l+12] = x+13+x17; l[12] = x+13+x17; // r13 = B(n+2)-con[G(n+2)+n+2])

.align_code 4;
if NLC0E, jump _combine_stage(P); fr15 = x+27+x15; x11 = x+10+1(k12+k9); // r12 = B(n+2)-con[G(n+2)+n+2])
fr16 = x+20+x6; fr20 = x+20+x6; yr9 = x+1k8+k9; // r11 = B(n+2)-con[G(n+2)+n+2])
fr18 = x+20+x4; fr22 = x+20+x4; yr11 = x+1k8+k9; // r10 = B(n+2)-con[G(n+2)+n+2])
fr13 = x+13+17; fr31 = x+13+17; // next twiddles n+3
fr24 = x+24+x29; fr25 = x+21+x9; l[13] = x+21+x9; // r25 = B(n+2)-con[G(n+2)+n+2])
fr26 = x+26+x27; fr27 = x+23+x11; l[13] = x+21+x9; // r24 = B(n+2)-con[G(n+2)+n+2])
fr13 = x+20+x8; fr12 = x+26+x24; fr30 = x+16+x24; l[12] = x+16+x24; // r23 = B(n+2)-con[G(n+2)+n+2])
fr15 = x+22+x10; fr14 = x+18+x26; f28 = x+18+x26; // r22 = B(n+2)-con[G(n+2)+n+2])
fr3 = x+25+x13; x9 = x+1(k12+k9); y7 = x+4+y5; // r21 = B(n+2)-con[G(n+2)+n+2])
fr13 = x+25+x13; l[7] = x+17-k11+10; // next twiddles n+5B
fr15 = x+27+x13; fir3 = x+13+x17; fir5 = x+15+x19; f29 = x+15+x19; 1[l+12] = x+13+x17; // r21 = B(n+2)-con[G(n+2)+n+2])
fr13 = x+25+x13; l[7] = x+17-k11+10; // next twiddles n+3B
fr15 = x+27+x13; fir3 = x+13+x17; fir5 = x+15+x19; f29 = x+15+x19; 1[l+12] = x+13+x17; // r19 = B(n+2)-con[G(n+2)+n+2])
q[l+14] = x+13+x17; l[10] = x+13+x17; // r17 = B(n+2)-con[G(n+2)+n+2])
q[l+12] = x+13+x17; l[12] = x+13+x17; // r15 = B(n+2)-con[G(n+2)+n+2])

.align_code 4;

// Epilogue

_fFTPEpilogue:

mPOQ(yR27+24)
mPOQ(xR27+24)
mPOQ(xR31+28)
XRSTUSB
```
Listing 3. fft32.asm

References


Document History

<table>
<thead>
<tr>
<th>Revision</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rev 2 – March 04, 2004 by Boris Lerner</td>
<td>Added mention of the real stage and updated the calling examples appropriately.</td>
</tr>
<tr>
<td>Rev 1 – December 18, 2003 by Boris Lerner</td>
<td>Initial Release</td>
</tr>
</tbody>
</table>