INTRODUCTION
This application note describes the electrical evaluation board Rev. B kit for ADN2830 continuous wave (CW) laser driver. This application note shows how to configure the evaluation board to evaluate the ADN2830 electrically.

GENERAL DESCRIPTION
The ADN2830 is a CW laser driver, which provides closed-loop control of a laser at average optical power over time and over temperature after factory calibration. When used in conjunction with a laser, a monitor photo diode (MPD) current is required to control the average optical power emanating from the laser.

Because a laser emanates an optical average power when a bias current passes through the laser diode, an MPD then generates and sends a current to the ADN2830 for the optical average power control. In this evaluation board kit, a current mirror circuit replaces the expensive laser diode to evaluate the ADN2830 in an electrical configuration.

Each ADN2830 can provide up to 200 mA bias current. The evaluation board features an option to choose between sinking and sourcing the bias current. Three LEDs indicating power supply, degrade, and fail are available. The required power supply to the evaluation board is 5 V only.
# TABLE OF CONTENTS

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Introduction</td>
<td>1</td>
</tr>
<tr>
<td>General Description</td>
<td>1</td>
</tr>
<tr>
<td>Digital Picture of the ADN2830 Evaluation Board</td>
<td>1</td>
</tr>
<tr>
<td>Quick Start Guide</td>
<td>3</td>
</tr>
<tr>
<td>Design Examples</td>
<td>4</td>
</tr>
<tr>
<td>ADN2830 Evaluation Board Schematic and Artwork</td>
<td>6</td>
</tr>
<tr>
<td>Bill of Materials</td>
<td>8</td>
</tr>
</tbody>
</table>
QUICK START GUIDE

Getting started with the ADN2830 evaluation board is a four-step process.

1. Set the bias to either current sink or current source mode.
2. Choose the current mirror gain.
3. Calculate the values for R19 and R21 (PSET and ASET).
4. Check the evaluation board and get started.

Setting the Bias

The ADN2830 evaluation board supports either of two working modes: current sink mode or current source mode. The factory default configuration is in current sink mode. The PNP current mirror (Q1 and Q2) is used to simulate a laser and an MPD. The mirror current gain relates to laser slope efficiency and MPD current. The current mirror has a default gain of 200; thus, the MPD current always equals the IBIAS current divided by 200.

To use the ADN2830 in current source mode:

- Populate the evaluation board with the U3, Q5, Q6, and Q7 components.
- Insert Component K6.
- Remove Resistors R8 and R35.
- Populate the board with R20 and R22.

The current sourced by Q6 and Q7 is given by the following formula:

\[ I_S = I_{BIAS} \times \frac{R_{20} \parallel R_{22}}{R_{12} \parallel R_{14} \parallel R_{17} \parallel R_{18}} \]  \hspace{1cm} (1)

where:

- \( I_{BIAS} \) is the bias current provided by the ADN2830 (maximum 200 mA).
- \( I_S \) is the source current required.

Connect Q5, Q6, and Q7 in a current mirror configuration to close the control loops. The gain of the mirror comes from the ratio \((R_{12}\parallel R_{14}\parallel R_{17}\parallel R_{18})/R_7\). When choosing the components, avoid violating the IBIAS pin compliance voltage limitations as specified in the device data sheet.

Note that the current mirror circuitry does not simulate the laser threshold current.

Choosing the Current Mirror Gain

When choosing the current mirror gain, it is important not to exceed 1.2 mA MPD current at the maximum bias current when using the IMPD block. When the anticipated MPD current is about to exceed 1.2 mA, the IMPD block may be bypassed and the control loop can be closed by connecting to the PSET node directly. This allows MPD currents as large as 8 mA.

Calculating the Values for R19 and R21 (PSET and ASET)

The laser average power (IBIAS current) can be configured by adjusting the PSET potentiometer (R21). The average power control loop, which consists of a combination of internal and external circuits, sets the PSET pin to approximately 1.23 V. When using this evaluation board, it is easy to compute and program a desired value for IBIAS.
To calculate approximate values of \( R_{\text{PSET}} \) for a desired \( I_{\text{BIAS}} \):

\[
R_{\text{PSET}} = \frac{1.23 \, \text{V}}{I_{\text{BIAS}} \times G} \tag{2}
\]

where:

\( G \) is the current mirror gain.

\( G_{\text{sinking mode}} \) equals \((R_{34}||R_5||R_4||R_6)/R_2\).

\( G_{\text{sourcing mode}} \) equals \((R_{31}||R_{17}||R_{18})/R_7\).

\( R_{\text{PSET}} \) is the total resistance at the \( \text{PSET} \) pin \((R_{21} + R_{33})\).

When using the evaluation board in current sourcing mode, the bias current from Equation 2 should be replaced with the sourcing current \( I_s \) as shown in Step 1 (Setting the Bias).

The alarm threshold level is adjustable by using \( R_{19} \). \( R_{19} \) is determined by

\[
R_{19} = \frac{1.23 \, \text{V}}{I_{\text{fail}}} \times 200 \tag{3}
\]

where \( I_{\text{fail}} \) is the fail alarm threshold of the bias current. Any bias current higher than \( I_{\text{fail}} \) triggers the fail alarm.

In the current sourcing mode, calculate the bias current (the alarm threshold level) from \( I_1 \) using Equation 1. The degrade alarm is raised when the bias current reaches 90\% of \( I_{\text{fail}} \). The total resistance at the \( \text{ASET} \) pin should be within the 1.2 k\( \Omega \) to 13 k\( \Omega \) range. Resistor \( R_{32} \) ensures that it will not short to ground. If the resistance exceeds 13 k\( \Omega \), the ADN2830 may not operate within specifications.

Note that when choosing the components from the current mirrors (resistors and transistors), it is important not to exceed the maximum power dissipation allowance set by the devices.

**Checking the Evaluation Board and Getting Started**

To check the evaluation board and get started testing the devices, follow the steps outlined below:

- Choose the jumper settings for the desired configuration (the default configuration is sinking current mode bypassing the IMPD block).
- Adjust \( R_{19} \) and \( R_{21} \) to the calculated values.
- Connect the power supply and adjust \( R_{21} \) in order to obtain the desired \( I_{\text{BIAS}} \) current value.
- Ensure that the voltage at the cathode of \( D_1 \) is within the range of 4.5 V to 5.5 V and then check the voltage compliance condition at the \( I_{\text{BIAS}} \) pin (1.2 V < \( V_{\text{BIAS}} \) < \( V_{\text{CC}} \)). If one of these conditions is not met, the external circuitry should be redesigned. To do this, choose smaller values of degeneration resistors in the current mirror used.

The ADN2830 has fully integrated monitoring features of \( I_{\text{BIAS}} \) and IMPD at the IBMON pin and the IMPDMON pin (\( T_3 \) and \( T_{13} \), respectively). In current sourcing mode, take into account the ratio between the bias current given by ADN2830 and \( I_s \) when using the bias current monitoring function.

**DESIGN EXAMPLES**

When designing the external circuitry, it is important to establish the desired range for the bias current. If it is needed to use the IMPD block, carefully choose the current mirror gain to ensure that the IMPD current is within the 50 \( \mu \text{A} \) to 1200 \( \mu \text{A} \) range and the voltage on the \( \text{BIAS} \) pin exceeds 1.2 V.

When the IMPD block is not used, there are no major restrictions in choosing the current mirror gain. Two design examples are available in this section. Although the current mirror gain used in these examples is 1/200, the gain can be changed to fit in other individual needs.

**Current Sink Mode Design Example**

Considering that the current mirror gain is equal to 1/200, the adjustable bias current can be:

- 10 mA to 200 mA when using the IMPD block.
- 4 mA to 200 mA (full range) when bypassing the IMPD block (connecting directly to \( \text{PSET} \) node).

The lowest value of bias current achievable is determined by the minimum value of IMPD current and the current mirror gain (only when the IMPD block is used), and the highest value is limited by the ADN2830 (200 mA).

Assuming that \( V_{\text{BE}} = 0.7 \) V and \( V_{\text{BIAS}} = 2 \) V (\( >1.2 \) V), then for the highest bias current (200 mA), use the following formula to calculate the values for the resistors from \( Q_2 \)'s collector, \( R_8 \) and \( R_{35} \):

\[
\frac{(R_{34} \parallel R_3 \parallel R_4 \parallel R_8) + (R_5 \parallel R_{10})}{V_{\text{CC}} - V_{\text{BE}} - V_{\text{BIAS}}} = \frac{5 - 0.7 - 2}{0.2} = 11.5 \, \Omega
\]

where:

\( R_{34}||R_3||R_4 = 10 \, \Omega \) because \( R_{34} \) and \( R_{35} \) are not populated and \( R_8 = 1 \).

From the above derivation, one possible solution is \( R_4 = R_5 = R_8 = 30 \, \Omega \).

The current mirror gain is given by the following formula:

\[
\frac{R_{34} \parallel R_3 \parallel R_4 \parallel R_8}{R_2} = \frac{1}{200}
\]

As a result, \( R_3 = 10 \, \Omega \times 200 = 2 \, \text{k}\Omega \).
$R_{\text{PSET}}$ is given by the formula:

$$R_{\text{PSET}} = \frac{1.23 \ V}{I_{\text{MPD}}/1000}$$

$R_{\text{PSET\text{min}}}$ is calculated when ADN2830 is sinking 200 mA. Assuming that the current mirror provides 1 mA through $R_{\text{PSET}}$ at the highest bias current, then $R_{\text{PSET\text{min}}} = 1.2 \ k\Omega$.

The value for $R_{\text{PSET\text{max}}}$ is

- $R_{\text{PSET\text{max}}} = 1.23 \ V/0.05 \ mA = 24.6 \ k\Omega$, when the IMPD block is used.
- $R_{\text{PSET\text{max}}} = 1.23 \ V/0.02 \ mA = 61.5 \ k\Omega$, when the IMPD block is bypassed.

As a result $R_{21} = R_{\text{PSET\text{max}}}$ and $R_{33} = R_{\text{PSET\text{min}}}$. The mechanical trim pots used on this evaluation board are eleven-turn potentiometers. These potentiometers may limit the user’s ability to fine tune the bias current. In practical applications, a digital potentiometer is recommended.

**Current Source Mode Design Example**

In this mode Q5, Q6, and Q7 work as a current mirror. The values of R7, R12, R14, R17, and R18 may be calculated in the same manner as in the previous example, considering the bias current as the current needed to be sourced. If the current sourced range is the same as the current sink range from the previous example, then $R7 = R2$, $R5 = R4 = R3 = R12 = R14 = R17$, and R18 are not populated. The current mirror gain gives the ratio between the MPD current and the current sourced.

With this assumption, at saturation $V_{CE} = V_{BE} = 0.7 \ V$, calculate the equivalent resistance connected to the collectors of Q6 and Q7 ($R_{29} || R_{27} || R_{24} || R_{23}$) using

$$R_{29} \ || \ R_{27} \ || \ R_{24} \ || \ R_{23} = \frac{V_{CC} - V_{CE} - I_{\text{IBIASmax}} \times (R_{12} \ || \ R_{14} \ || \ R_{17} \ || \ R_{18})}{I_{\text{IBIASmax}}}$$

where $R_{29} || R_{27} || R_{24} || R_{23} = 11.5 \ Omega$

$(R_{29} = R_{27} = R_{24} = R_{23} = 47 \ Omega)$.

Considering now the effect of the operational amplifier, the ratio between the sourced current and the bias current provided by ADN2830 is given by

$$\frac{I_{\text{BIAS}}}{I_{\text{ADN2830}}} = \frac{R_{22} \ || \ R_{27} \ || \ R_{14} \ || \ R_{17} \ || \ R_{18}}{R_{20} \ || \ R_{22}}$$

Therefore, it is possible to source currents greater than 200 mA using only one ADN2830. Assuming that there is a 1:1 ratio between I_{BIAS} and I_{\text{ADN2830}}, then $R_{20} = 22\Omega$.

In both current sinking and sourcing modes, the alarm threshold is established by the resistor connected to the ASET node. The threshold represents the bias current value at which the fail alarm is raised. When the bias current reaches 90% of the threshold value, the degrade alarm is raised. In the sink current mode, the resistance needed to set the threshold is

$$R_{15} = \frac{1.23 \ V}{I_{\text{fail}}} \times 200$$

where $I_{\text{fail}}$ is the bias current provided by the ADN2830 which raises the fail alarm.

When the current source option is used, $I_{\text{fail}}$ (from the previous formula) is obtained by multiplying the current sourced by Q6 and Q7 with the following ratio:

$$\frac{R_{14} \ || \ R_{13} \ || \ R_{12} \ || \ R_{18}}{R_{20} \ || \ R_{22}}$$

When choosing the resistors for the current mirror, consider that the resistors have to dissipate $P = I^2 \times R$ (maximum 0.4 W in these design examples). Also, consider that Q2, Q6, and Q7 should be able to provide the required current. The total power dissipated on these transistors should not exceed the transistor data sheet specifications.

$$P_{\text{datasheet}} > V_{cc\text{max}} \times I_{C\text{max}} / 4$$

where:

- $P_{\text{datasheet}}$ is the power consumption specified in the data sheet.
- $V_{cc\text{max}}$ is the maximum supply voltage.
- $I_{C\text{max}}$ is the maximum collector current required.
Figure 2. Schematic of the ADN2830 Evaluation Board
Figure 3. Printed Circuit Board Layout, Component Side

Figure 4. Printed Circuit Board Layout, Solder Side
Figure 5. Silkscreen Image of the Evaluation Board

**BILL OF MATERIALS**

Table 3. ADN2830 Evaluation Board Bill of Materials

<table>
<thead>
<tr>
<th>Quantity</th>
<th>Reference Designator</th>
<th>Value/Description</th>
<th>Populated?</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>R1, R9, R16</td>
<td>330 Ω, SMD 0603</td>
<td>Y</td>
</tr>
<tr>
<td>4</td>
<td>R3, R10, R11, R15</td>
<td>1 KΩ SMD 0603</td>
<td>Y</td>
</tr>
<tr>
<td>2</td>
<td>R19, R21</td>
<td>50 KΩ, SMD trim pots</td>
<td>Y</td>
</tr>
<tr>
<td>2</td>
<td>R32, R33</td>
<td>100 Ω, SMD 0603</td>
<td>N</td>
</tr>
<tr>
<td>1</td>
<td>R2</td>
<td>2.2 KΩ, SMD 0603</td>
<td>Y</td>
</tr>
<tr>
<td>3</td>
<td>R4, R5, R6</td>
<td>33 Ω, through hole</td>
<td>Y</td>
</tr>
<tr>
<td>1</td>
<td>R8</td>
<td>1.1 Ω, through hole</td>
<td>Y</td>
</tr>
<tr>
<td>2</td>
<td>R25, R28</td>
<td>0 Ω SMD 0603</td>
<td>Y</td>
</tr>
<tr>
<td>8</td>
<td>R20, R22, R23, R24, R26, R27, R29, R30</td>
<td>No specific recommendations</td>
<td>N</td>
</tr>
<tr>
<td>8</td>
<td>R7, R12, R14, R17, R18, R31, R34, R35</td>
<td>No specific recommendations</td>
<td>N</td>
</tr>
<tr>
<td>1</td>
<td>C1</td>
<td>22 µF SMD capacitor type C</td>
<td>Y</td>
</tr>
<tr>
<td>1</td>
<td>C2</td>
<td>220 µF SMD capacitor type C</td>
<td>Y</td>
</tr>
<tr>
<td>5</td>
<td>C8, C9, C10, C11, C12</td>
<td>10 nF SMD capacitor size 0603</td>
<td>Y</td>
</tr>
<tr>
<td>1</td>
<td>C14</td>
<td>1 µF SMD capacitor size 0805</td>
<td>Y</td>
</tr>
<tr>
<td>1</td>
<td>L1</td>
<td>10 µH SMD inductor size 1206</td>
<td>Y</td>
</tr>
<tr>
<td>3</td>
<td>K1, K3, K5</td>
<td>0.1&quot; pitch, 2-pin header</td>
<td>Y</td>
</tr>
<tr>
<td>1</td>
<td>K2</td>
<td>0.1&quot; pitch, 3-pin header</td>
<td>Y</td>
</tr>
<tr>
<td>1</td>
<td>K6</td>
<td>0.1&quot; pitch, 2-pin header</td>
<td>N</td>
</tr>
<tr>
<td>1</td>
<td>J3</td>
<td>SMA side-launch connector</td>
<td>Y</td>
</tr>
<tr>
<td>1</td>
<td>D1</td>
<td>1N4001 diode plastic package</td>
<td>Y</td>
</tr>
<tr>
<td>3</td>
<td>D2, D3, D4</td>
<td>SMD LEDs</td>
<td>Y</td>
</tr>
<tr>
<td>2</td>
<td>Q3, Q4</td>
<td>SOT-23 transistors</td>
<td>Y</td>
</tr>
<tr>
<td>2</td>
<td>Q1, Q2</td>
<td>BC327</td>
<td>Y</td>
</tr>
<tr>
<td>3</td>
<td>Q5, Q6, Q7</td>
<td>BC327 (optional)</td>
<td>N</td>
</tr>
<tr>
<td>1</td>
<td>U1</td>
<td>ADN2830 32L LFCSP</td>
<td>Y</td>
</tr>
<tr>
<td>1</td>
<td>U3</td>
<td>AD820 SOIC</td>
<td>N</td>
</tr>
</tbody>
</table>