

## Synchronizing Multiple AD9910 1 GSPS Direct Digital Synthesizers

### CIRCUIT FUNCTION AND BENEFITS

Synchronization of multiple direct digital synthesizer (DDS) devices allows precise digital tuning control of the phase and amplitude across multiple frequency carriers, which is useful in radar applications and quadrature (I/Q) upconversion for sideband suppression.

The circuit in Figure 1 demonstrates how to synchronize four AD9910 1 GSPS, DDS chips using the AD9520-0, AD9520-1, AD9520-2, AD9520-3, AD9520-4, or AD9520-5 clock generator and the ADCLK846 clock fanout buffer. The result is precise phase alignment between the clock and output signals of four AD9910 devices.




Figure 1. Setup for Synchronization of Multiple AD9910 Devices (Simplified Schematic, All Connections Not Shown)

**TABLE OF CONTENTS**

Circuit Function and Benefits..... 1  
Revision History ..... 2  
Circuit Description..... 3  
Common Variations..... 4  
Reference..... 4

**REVISION HISTORY**

**8/2018—Rev. A to Rev. B**

Document Title Changed from CN0121 to AN-1580..... Universal  
Changes to Circuit Function and Benefits Section and Figure 1... 1  
Changes to Circuit Description Section ..... 3  
Changes to Common Variations Section ..... 4

**12/2009—Rev. 0 to Rev. A**

Changes to Figure 1 ..... 1

**10/2009—Revision 0: Initial Version**

## CIRCUIT DESCRIPTION

The circuit in Figure 1 was constructed by connecting the respective evaluation boards for the individual devices. Connections were made with matched cable lengths. The first of three basic requirements to synchronize multiple AD9910 devices is to provide a coincident reference clock (REF\_CLK).

The setup uses the AD9520-0, AD9520-1, AD9520-2, AD9520-3, AD9520-4, or AD9520-5 as the REF\_CLK source for each AD9910. The AD9520-0, AD9520-1, AD9520-2, AD9520-3, AD9520-4, or AD9520-5 runs off an external crystal and the internal phase-locked loop (PLL). The AD9520-0, AD9520-1, AD9520-2, AD9520-3, AD9520-4, or AD9520-5 distributes phase-aligned, 1 GHz REF\_CLK signals (positive emitter-coupled logic (PECL) outputs) to all four EVAL-AD9910 evaluation boards. The AD9910 provides a complementary metal-oxide semiconductor (CMOS) output clock to the DG2020A data pattern generator for the I/O\_UPDATE signal.

The second step to synchronize the AD9910 devices is to align the rising edge of the SYNC\_CLK signals for all four AD9910 devices. The SYNC\_CLK signal provides the reference for a coincident I/O\_UPDATE signal. SYNC\_CLK signal alignment is accomplished with the internal synchronization capability of the AD9910. The ADCLK846 distributes phase-aligned SYNC\_IN± signal to all four AD9910 devices. See the AD9910 data sheet for more details.

Figure 2 shows all four SYNC\_CLK signals with the AD9910 internal synchronization circuit disabled. Note that the SYNC\_CLK signals are not inherently aligned, even when the REF\_CLK signals are phase-aligned.

To phase align the rising edges of the SYNC\_CLK signals, one AD9910 is programmed as the master device and the other three are programmed as slave devices. The SYNC\_OUT± signal of the master device is a low voltage differential signaling (LVDS) signal that is buffered and distributed by the ADCLK846 to the EVAL-AD9910. The SYNC\_IN± (LVDS) signal must meet the internal setup and hold time requirements of the system clock of each device. To support this timing requirement, the AD9910 can delay the SYNC\_OUT± signal of the master AD9910. For additional flexibility, the internal SYNC\_IN± signal path of each AD9910 can be independently delayed.




Figure 2. SYNC\_CLK Signals Not Aligned

In the setup shown in Figure 1, the connections between boards were made using matched cables, making it possible to use the internal default delay values to phase-align the SYNC\_CLK signals. Figure 3 shows SYNC\_CLK signal phase alignment via the using the synchronization procedure.




Figure 3. SYNC\_CLK Signals Aligned

The last requirement to synchronize multiple DDS devices is a coincident I/O\_UPDATE signal, which must match the setup and hold times of the SYNC\_CLK signals. The I/O\_UPDATE signal, as shown in Figure 1, is sent synchronously to the SYNC\_CLK pin, which enables control of the DDS outputs.

Figure 4 and Figure 5 show the DDS outputs in phase alignment. The synchronized devices enable predictable phase and/or amplitude adjustment between DDS devices.




Figure 4. Filtered Phase Aligned DDS Outputs




Figure 5. Unfiltered Phase Aligned DDS Outputs

Note that the system clock in Figure 5 was reduced to operation at 100 MHz and the outputs were unfiltered to display each raw DDS output. Figure 5 also illustrates the value of synchronization with each device outputting the same signal.

## COMMON VARIATIONS

Analog Devices, Inc., offers a variety of DDS devices, clock distribution chips, and clock buffers to build a DDS-based clock generator. See the [Direct Digital Synthesis](#) page and the [Clock & Timing](#) page on the Analog Devices website for more information.

## REFERENCE

AN-823 Application Note. *Direct Digital Synthesizers in Clocking Applications, Time Jitter in Direct Digital Synthesizer-Based Clocking Systems*. Analog Devices.

AN-837 Application Note. *DDS-Based Clock Jitter Performance vs. DAC Reconstruction Filter Performance*. Analog Devices.

Kester, Walt. *The Data Conversion Handbook*. Chapter 6 and Chapter 7. Analog Devices. 2005.

Kester, Walt. *Optimizing Data Converter Interfaces*. High Speed System Applications. Analog Devices. 2006.

Kester, Walt. *DACs, DDSs, PLLs, and Clock Distribution*. High Speed System Applications. Analog Devices. 2006.

MT-031 Tutorial. *Grounding Data Converters and Solving the Mystery of "AGND" and "DGND"*. Analog Devices.

MT-085 Tutorial. *Fundamentals of Direct Digital Synthesis (DDS)*. Analog Devices.

MT-086 Tutorial. *Fundamentals of Phase Locked Loops (PLLs)*. Analog Devices.

MT-101 Tutorial. *Decoupling Techniques*. Analog Devices.