Interfacing the ADL5371 I/Q Modulator to the AD9779A Dual-Channel, 1 GSPS, High Speed DAC

CIRCUIT FUNCTION AND BENEFITS

This circuit provides a simple interface between the ADL5371 I/Q modulator and the AD9779A high speed DAC. The ADL5371 and the AD9779A are well matched devices because they have the same bias levels and similarly high signal-to-noise ratios (SNR). The matched bias levels of 500 mV allow for a glueless interface; there is no requirement to add a level shifting network that adds noise and insertion loss along with the extra components. The addition of the swing limiting resistors (RSLI and RSLQ) allows the DAC swing to scale appropriately without loss of resolution or of the 0.5 V bias level. The high SNR of each device preserves a high SNR through the circuit.

CIRCUIT DESCRIPTION

The ADL5371 interfaces with minimal components to members of Analog Devices family of TxDAC® converters. The baseband inputs of the ADL5371 require a dc common-mode bias voltage of 500 mV. With each AD9779A output swinging from 0 mA to 20 mA, a single 50 Ω resistor to ground from each of the DAC outputs provides the desired 500 mV dc bias. With just the four 50 Ω resistors in place, the voltage swing on each pin is 1 V p-p, resulting in a differential voltage swing of 2 V p-p on each input pair.

By adding the RSLI and RSLQ resistors to the interface, the output swing of the DAC reduces without any loss of DAC resolution. Place the resistor as a shunt between each side of the differential pair, as shown in Figure 1. It has the effect of reducing the ac swing without changing the dc bias already established by the 50 Ω resistors and the DAC output current.

The value of this ac swing limiting resistor is chosen based on the desired ac voltage swing. Figure 2 shows the relationship between the swing limiting resistor and the peak-to-peak ac swing that it produces when 50 Ω bias setting resistors are used. Note that all Analog Devices I/Q modulators present a relatively high input impedance on their baseband inputs (typically >1 kΩ). As a result, the input impedance of the I/Q modulator has no effect on the scaling of the DAC output signal.

It is generally necessary to low-pass filter the DAC outputs to remove image frequencies when driving a modulator. The interface shown in Figure 1 lends itself well to the introduction of such a filter. Insert the filter between the dc bias setting resistors and the ac swing limiting resistor because doing so establishes the input and output impedances for the filter.
TABLE OF CONTENTS
Circuit Function and Benefits ................................................................. 1
Circuit Description ................................................................................ 1
Revision History .................................................................................. 2
Common Variations ........................................................................... 3
References ............................................................................................ 3

REVISION HISTORY
8/2016—Rev. A to Rev. B
Document Title Changed from CN-0017 to AN-1414 ..... Universal
Changes to Circuit Description, Figure 3 Caption, and
Common Variations Section ............................................................. 3

5/2009—Rev. 0 to Rev. A
Updated Format ................................................................................. Universal

10/2008—Revision 0: Initial Version
A simulated filter example is shown in Figure 3 with a third-order, elliptical low-pass filter and a 3 dB frequency of 3 MHz. Matching input and output impedances makes the filter design easier; therefore, the shunt resistor chosen is 100 Ω, producing an ac swing of 1 V p-p differential for a 0 mA to 20 mA DAC full-scale output current. In a practical application, the use of standard value components, along with the input impedance of the I/Q modulator (2900 kΩ in parallel with a few picofarads of input capacitance), slightly changes the frequency response of this circuit.

Connect the power supply pins of the ADL5371 to the same 5 V source. Tie adjacent pins of the same name together and decouple them to a large area ground plane with a 0.1 μF capacitor. Locate these capacitors as close as possible to the ADL5371. The power supply can range between 4.75 V and 5.25 V.

Tie the COM1, COM2, COM3, and COM4 pins of the ADL5371 to the same ground plane through low impedance paths. Solder the exposed paddle on the underside of the package to a low thermal and electrical impedance ground plane. If the ground plane spans multiple layers on the circuit board, stitch them together with nine vias under the exposed paddle. The AN-772 Application Note discusses the thermal and electrical grounding of the LFCSP in greater detail.

**COMMON VARIATIONS**

The interface described can interface any TxDAC converter with ground referenced 0 mA to 20 mA output currents to any I/Q modulator with a 0.5 V input bias level. For zero IF applications, the AD9783 dual DAC provides a low voltage differential signaling (LVDS) interface, whereas the complementary metal-oxide semiconductor (CMOS) driven AD9788 dual DAC generates a fine resolution complex IF input to the I/Q modulator.

The ADL5370/ADL5371/ADL5372/ADL5373 family of I/Q modulators provides narrow-band operation with high output 1 dB compression point and output third-order intercept (OIP3), whereas the ADL5375 provides broadband high performance operation from 400 MHz to 6 GHz. The ADL5385 I/Q modulator uses a 2x local oscillator (LO) and operates from 30 MHz to 2.2 GHz.

**REFERENCES**


Kester, Walt. MT-017 Tutorial, Oversampling Interpolating DACs. Analog Devices.

Kester, Walt, Bryant, James, and Byrne, Mike. MT-031 Tutorial, Grounding Data Converters and Solving the Mystery of "AGND" and "DGND". Analog Devices.

MT-080 Tutorial, Mixers and Modulators. Analog Devices.
