INTRODUCTION
Most current sense amplifiers are capable of handling high common-mode voltages (CMVs) but not high differential input voltages. In certain applications, there are fault conditions wherein the differential input voltage at the shunt exceeds the specified maximum voltage of the amplifier. These conditions can cause damage to the amplifier. This application note introduces two basic overvoltage protection circuits for current sense amplifiers and discusses the effects of the circuits on device performance for two types of current sense architectures—a current sense amplifier (using the AD8210 as an example) and a difference amplifier (using the AD8418 as an example).

OVERVOLTAG E PROTECTION CIRCUIT
Figure 1 shows the basic connection for overvoltage protection of a current sense amplifier. When the differential input voltage exceeds the maximum rated value for a given amplifier, the amplifier may begin to pull current into the internal protection diodes. The additional series resistors, R1 and R2, prevent large current flow to the internal protection diodes if a large differential voltage signal is present between the input pins.

\[ \frac{V_{IN \_MAX} - V_{RATED \_MAX}}{R} = 3 \text{ mA} \]  
where:

\( V_{IN \_MAX} \) is the expected maximum differential voltage.

\( V_{RATED \_MAX} \) is the maximum rated voltage (0.7 V).

\( R \) is the total series resistance (\( R1 + R2 \)).

For example, if the expected maximum transient input voltage is 10 V, the equation is

\[ \frac{10 \text{ V} - 0.7 \text{ V}}{R} = 3 \text{ mA} \]  
If \( R = 3.1 \text{ k}\Omega \), then based on Equation 1, \( R1 \) and \( R2 = 1.55 \text{ k}\Omega \).

These values for \( R1 \) and \( R2 \) are significant, relative to the input impedance of certain amplifiers, and can contribute a large error to the overall system performance. Keep the values of \( R1 \) and \( R2 \) as low as possible to minimize error contribution. One way to reduce the value of \( R1 \) and \( R2 \) is to add external protection diodes with higher current capabilities on the input pins, as shown in Figure 2.

![Figure 1. Basic Overvoltage Protection Circuit](image1)

![Figure 2. Overvoltage Protection Circuit with External Input Differential Protection Diodes](image2)

For example, when using the Digi-Key B0520LW-7-F Schottky diode, which can handle up to 500 mA of forward current, the value of \( R \) decreases to 20 \( \Omega \).
In addition to protection against overvoltage, R1 and R2 can also be used to form an electromagnetic interference (EMI) filter by adding capacitors, as shown in Figure 3. This configuration helps the circuit reject any high frequency interference from external sources such as mobile communications, electric motors, and utility power lines.

There are two types of bandwidths to consider for this type of EMI filter circuit—differential and common-mode. These bandwidths are determined using Equation 3 and Equation 4, respectively.

\[
\text{Differential Filter Bandwidth (−3 dB)} = \frac{1}{2\pi (R1 + R2) \times \left( \frac{C1 \times C2}{C1 + C2} + C3 \right)}
\]

\[
\text{Common-Mode Filter Bandwidth (−3 dB)} = \frac{1}{2\pi R1 \times C1}
\]

**TRADE-OFFS IN SYSTEM PERFORMANCE**

Adding series resistors to the input of the amplifier can degrade certain performance parameters. In some amplifiers, R1 and R2 appear in series with internal precision resistors. In other amplifiers, offset currents work with the resistors to create offset voltages. The parameters most likely to be affected are gain error, common-mode rejection ratio (CMRR), and offset voltage.

The test setup used for evaluating gain error, CMRR, and offset voltage is shown in Figure 4. This setup uses the Agilent E3631A power supply for providing the 5 V single-supply to the device, the Yokogawa GS200 precision dc source for the differential input voltage signal, the HAMEG HMP4030 for setting the CMV, and the Agilent 3458A precision multimeter for measuring the output voltage of the current sense amplifiers.

Both the AD8210 and the AD8418 are evaluated to measure the impact of the additional series resistors on the gain error, CMRR, and offset voltage parameters of the devices.

**Gain Error**

The gain error of an amplifier is usually specified in the corresponding data sheet. Table 1 shows the calculated additional gain error and the actual gain error of the AD8210.

The AD8418 is tested with and without the protection circuit. Table 2 shows the calculated additional gain error and the actual gain error of the amplifier.

**Common-Mode Rejection Ratio**

Because current sense amplifiers are usually exposed to environments with high CMV, CMRR is one of the most important specifications. CMRR assesses the ability of a device to reject high CMVs and attain optimal accuracy and performance. It refers to a measure of change in output voltage when equal voltage is applied at the two input terminals of the amplifier. CMRR is defined as a ratio of the differential gain to the common-mode gain and is usually specified in decibels.

Use Equation 5 and Equation 6 to find the CMRR values for both amplifiers.

\[
\text{CMRR} = \frac{A_{DM}}{A_{CM}} = \frac{20 \times \Delta V_{CM}}{\Delta V_{OUT}}
\]

\[
\text{CMRR} = 20 \log \left( \frac{20 \Delta V_{CM}}{\Delta V_{OUT}} \right)
\]

where: $A_{DM}$ is the differential gain of the AD8210 and the AD8418 ($A_{DM} = 20$).

$A_{CM}$ is the common-mode gain, $\Delta V_{OUT}/\Delta V_{CM}$.

The CMRR measurement results for the AD8210 and the AD8418 current sense amplifiers are shown in Table 3 and Table 4, respectively.

The results indicate that the effect of the additional external series resistors on CMRR performance impacts the AD8418 but does not significantly affect the AD8210.
Table 1. **AD8210** Gain Error

<table>
<thead>
<tr>
<th>R1 (Ω)</th>
<th>R2 (Ω)</th>
<th>Additional Gain Error (%)</th>
<th>Actual Gain (V/V)</th>
<th>Actual Gain Error (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>19.9781</td>
<td>−0.1095</td>
</tr>
<tr>
<td>10.2</td>
<td>10.2</td>
<td>0.497</td>
<td>19.88059</td>
<td>−0.59705</td>
</tr>
</tbody>
</table>

Table 2. **AD8418** Gain Error

<table>
<thead>
<tr>
<th>R1 (Ω)</th>
<th>R2 (Ω)</th>
<th>Additional Gain Error (%)</th>
<th>Actual Gain (V/V)</th>
<th>Actual Gain Error (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>19.99815</td>
<td>−0.00925</td>
</tr>
<tr>
<td>10.2</td>
<td>10.2</td>
<td>0.013</td>
<td>19.9955</td>
<td>−0.0225</td>
</tr>
</tbody>
</table>

Table 3. **AD8210** CMRR Performance at a Gain of 20

<table>
<thead>
<tr>
<th>R1 (Ω)</th>
<th>R2 (Ω)</th>
<th>CMV = 0 V and 4 V (dB)</th>
<th>CMV = 4 V and 6 V (dB)</th>
<th>CMV = 4 V and 65 V (dB)</th>
<th>CMV = 6 V and 65 V (dB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>−92.77</td>
<td>−104.96</td>
<td>−121.49</td>
<td>−123.35</td>
</tr>
<tr>
<td>10.2</td>
<td>10.2</td>
<td>−94.37</td>
<td>−107.99</td>
<td>−121.86</td>
<td>−123.10</td>
</tr>
</tbody>
</table>

Table 4. **AD8418** CMRR Performance at a Gain of 20

<table>
<thead>
<tr>
<th>R1 (Ω)</th>
<th>R2 (Ω)</th>
<th>CMV = 0 V and 35 V (dB)</th>
<th>CMV = 35 V and 70 V (dB)</th>
<th>CMV = 0 V and 70 V (dB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>−127.72</td>
<td>−123.72</td>
<td>−138.39</td>
</tr>
<tr>
<td>10.2</td>
<td>10.2</td>
<td>−88.89</td>
<td>−104.35</td>
<td>−93.05</td>
</tr>
</tbody>
</table>

Table 5. **AD8210** Additional Offset Voltage Due to Input Offset Current and External Impedances

<table>
<thead>
<tr>
<th>R1 (Ω)</th>
<th>R2 (Ω)</th>
<th>V_{OUT} (mV)</th>
<th>Additional Offset Voltage (RTI) (μV)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>5.598</td>
<td>17</td>
</tr>
<tr>
<td>10.2</td>
<td>10.2</td>
<td>5.938</td>
<td>17</td>
</tr>
</tbody>
</table>

Table 6. **AD8418** Additional Offset Voltage Due to Input Offset Current and External Impedances

<table>
<thead>
<tr>
<th>R1 (Ω)</th>
<th>R2 (Ω)</th>
<th>V_{OUT} (mV)</th>
<th>Additional Offset Voltage (RTI) (mV)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>−0.91</td>
<td>1.3</td>
</tr>
<tr>
<td>10.2</td>
<td>10.2</td>
<td>26.09</td>
<td>1.3</td>
</tr>
</tbody>
</table>

**Offset Voltage**

When bias currents pass through the external resistors, they produce a voltage in series with the intrinsic offset voltage of the device. To compute this additional offset voltage, multiply the input offset current (Io), the difference between the two input bias currents, by the external impedance present on the input pins, as shown in Equation 7.

\[
\text{Offset Voltage} = Io \times R
\]

where:
- \( Io \) is the input offset current.
- \( R \) is the additional external impedance.

The increase in offset voltage based on the actual measurements from both the AD8210 and the AD8418 current sense amplifiers are shown in Table 5 and Table 6, respectively.

The results show that the increase in offset voltage in the AD8418 is larger than the increase in offset voltage in the AD8210. This is caused by the considerably high input offset current of the AD8418, which is around 100 μA. Any additional impedances present on the input pins, together with the input offset current, reflect as added offset voltage. Therefore, it is recommended to use smaller values for the series resistors of the AD8418 to minimize the effect on offset voltage.

**CONCLUSION**

Implementing additional series resistors on the input pins is the simplest way to protect a current sense amplifier against overvoltage. The circuit gives the user extra headroom for the allowable input voltage but at the cost of extra components. The amount of impact on performance such as gain error, CMRR, and offset voltage is measurable and largely related to the magnitude of the total external resistors and the type of current sense amplifier used.

For more information on overvoltage protection for robust amplifiers, see the Analog Dialogue article “Robust Amplifiers Provide Integrated Overvoltage Protection.”