Crystal Design Considerations for Video Decoders, HDMI Receivers, and Transceivers

INTRODUCTION

To achieve frequency stability and accuracy, use this application note as a design guide for the external circuitry of the oscillator. Additionally, it describes the oscillator circuits of video decoders. Most Analog Devices, Inc., video decoders typically require a crystal with a nominal frequency of 28.63636 MHz and 50 ppm of frequency stability in fundamental mode. Table 1 details the specifications of the crystal used in the ADV7403 evaluation board. This application note is based on the ADV7401 and ADV7403; however, it also applies to the ADV740x, ADV718x, ADV728x, ADV7800, ADV7802, ADV7842, ADV7844 and ADV7850 video decoders.

The standalone High-Definition Multimedia Interface (HDMI®) receivers (the ADV7611, ADV7612, ADV7619, and ADV7604), as well as the HDMI video receivers built into video products not digitizing analog video (such as the ADV7622 and ADV7623), use a transition-minimized differential signaling (TMDS) clock for receiving pixels. These devices do not require a highly precise crystal clock source because the crystal accuracy does not affect the video quality. In this case, a clock derived from crystal circuitry is mainly used to measure the TMDS frequency clock, to generate the free-run video pattern, and to perform other, nonvideo-related operations such as extended display identification data (EDID) and high-bandwidth digital content protection (HDCP). Therefore, it has no impact on the quality of the processed video.

Table 1. Specifications of the Crystal Oscillator Used in the ADV7403 Evaluation Board (See Reference 1)

<table>
<thead>
<tr>
<th>Characteristics</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Holder Type</td>
<td>HC49</td>
</tr>
<tr>
<td>Nominal Frequency</td>
<td>28.63636 MHz</td>
</tr>
<tr>
<td>Mode of Oscillation</td>
<td>Fundamental</td>
</tr>
<tr>
<td>Frequency Calibration (at 25°C)</td>
<td>±0.0030%</td>
</tr>
<tr>
<td>Frequency Temperature Stability Tolerance</td>
<td>±0.0050%</td>
</tr>
<tr>
<td>Operating Temperature Range</td>
<td>−10°C to +60°C</td>
</tr>
<tr>
<td>Equivalent Resistance (Maximum)</td>
<td>30 Ω</td>
</tr>
<tr>
<td>Load Capacitance</td>
<td>30 pF</td>
</tr>
<tr>
<td>Drive Level</td>
<td>100 μW</td>
</tr>
<tr>
<td>Shunt Capacitance (Maximum)</td>
<td>7.0 pF</td>
</tr>
<tr>
<td>Aging for Year</td>
<td>±0.0003%</td>
</tr>
</tbody>
</table>

OSCILLATOR DESCRIPTION

Circuitry

Figure 1 shows the block diagram of the oscillator used in the video decoders. The equivalent circuit of the quartz crystal is shown in Figure 2. C0 is the shunt or static capacitance of the crystal. R1 is the motional resistance, L1 is the motional inductance, and C1 is the motional capacitance. R1, L1, and C1 are determined by the mechanical properties of the crystal. They are in the motional arm of the crystal, and their effect only exists when the crystal is oscillating (see Reference 2). R is an external shunt resistance with a recommended value of 1 MΩ for the ADV740x family of products.

The additional external shunt resistance applies to most of the video decoders and HDMI receivers, except for the ADV7850 and the ADV7619. For the most up to date information, see the recommended schematic of the relevant video part on the Analog Devices, Inc., website (www.analog.com).
**Series and Parallel Resonances**

The effective reactance curve of the crystal is shown in Figure 3. The frequency range shown in Area 1 and Area 2 is fundamental mode.

There are two cases of resonance in fundamental mode: series and parallel.

Series resonance occurs when the L1 motional inductance resonates with the C1 motional capacitance. The series resonant frequency is given by (approximately)

\[
f_s = \frac{1}{2\pi \sqrt{L_1 C_1}}
\]

Parallel resonance occurs when a load capacitance, \( C_L \), is connected between the crystal pins. The oscillating frequency of the crystal in parallel resonance is given by (approximately)

\[
f_{X_{\text{CAL}}} = f_s \left( \frac{C_1}{2(C_0 + C_L)} + 1 \right)
\]

Note that the parallel resonance is shown in Area 2 of Figure 3, and can be calculated as follows:

\[
f_A = \frac{1}{2\pi \sqrt{L_1 C_1 (C_0 + C_L)}}
\]

**CRYSTAL SPECIFICATIONS**

**Frequency Tolerance**

The frequency tolerance is the ability of the crystal to oscillate within a limited range of frequencies for proper tuning. The manufacturers typically give two specifications related to frequency tolerance which include the following:

- Frequency calibration tolerance corresponds to the maximum deviation from nominal frequency, usually at 25°C.
- Frequency temperature stability tolerance is the maximum deviation from nominal frequency when the temperature fluctuates within the operating temperature range.

The frequency calibration tolerance in Table 1 is ±0.0030%; therefore, the maximum frequency deviation (\( \Delta f \)) is given by

\[
\Delta f = 28.63636 \text{ MHz} \times 0.000030 = 859.09 \text{ Hz}
\]

Therefore, the following is true:

\[
0.0030\% = \frac{0.0030}{10^7} = \frac{30}{10^9} = 30 \text{ ppm}
\]

**Load Capacitance**

The load capacitance given in a crystal data sheet specifies the parallel resonance frequency within the tolerance at 25°C. Therefore, it is important to design a circuit that matches the load capacitance to achieve the frequency stipulated by the manufacturer. Use the following equation to calculate the load:

\[
C_L = \frac{C_{\text{PG1}} + C_1(C_{\text{PG2}} + C_2)}{C_{\text{PG1}} + C_1 + C_{\text{PG2}} + C_2 + C_S}
\]

where:

- \( C_{\text{PG1}} \) and \( C_{\text{PG2}} \) are the pin to ground capacitances.
- \( C_S \) is the printed circuit board (PCB) stray capacitance.

A good guideline is to approximate \( C_{\text{PG1}} \) and \( C_{\text{PG2}} \) to 5 pF to 10 pF and \( C_S \) to 2 pF to 3 pF.

For example, let \( C_{\text{PG1}} = C_{\text{PG2}} = C_0 = 4 \text{ pF} \) and \( C_1 = C_2 = C \). \( C_{\text{PG}} \) is the parasitic ground capacitance. To get a load capacitance of \( C_L = 30 \text{ pF} \), the \( C \) value must be known (see Table 1). The \( C \) value is derived from the previous equation.

\[
C = 2(C_L - C_S) - C_{\text{PG}}
\]

\[
= 2(30 - 3) - 4
\]

\[
= 50 \text{ pF}
\]

Therefore, two 47 pF capacitors can be chosen for \( C_1 \) and \( C_2 \). The circuit can be optimized later by changing the starting values of \( C_1 \) and \( C_2 \).
**Equivalent Series Resistance**

The equivalent series resistance (ESR) is typically specified by the manufacturer. The ESR is the real value part of the crystal impedance, assuming that the oscillator matches the load capacitance (C_L).

\[
ESR = R_\text{I} \left( 1 + \frac{C_0}{C_L} \right)^2
\]

For example, ESR = 30 Ω for the crystal specified in Table 1, with a C_L equal to 30 pF. ESR ≤ 30 Ω is recommended for the ADV740x decoders.

**Drive Level**

The drive level is the power dissipated in the crystal. It is important to limit the dissipated power to the value in the specifications to prevent the crystal from any damage. If the peak voltage across the crystal is approximated as its dc supply, the power dissipation can be approximated as

\[
P = 2R_\text{I}(\pi f_{\text{XTAL}}(C_L + C_0)V_{\text{cc}})^2
\]

**Quality Factor**

The quality factor (Q) is not typically specified in crystal data sheets. The Q factor is the ratio of stored energy in reactive form to the sum total of all energy losses. Therefore, the Q factor equals infinity in an ideal oscillator where there are no losses. The Q factor standard crystals fall between values of 20,000 and 200,000. A crystal with a very high Q factor contributes to the high frequency stability of the crystal oscillator.

**REFERENCES**


**REVISION HISTORY**

10/13—Revision 0: Initial Version