

## Compact, Low Cost, 5 V, Variable Gain, Noninverting Amplifier Using the AD5270/AD5272 Digital Rheostat and AD8615 Op Amp

### CIRCUIT FUNCTION AND BENEFITS

This circuit shown in Figure 1 provides a compact, low cost, low voltage, variable gain noninverting amplifier using the AD5270/AD5272 digital rheostat in conjunction with the AD8615 operational amplifier. The small package sizes of the AD5270/AD5272 (10-lead 3 mm × 3 mm × 0.8 mm LFCSP) and the AD8615 (5-lead TSOT-23), as well as their low cost, present an industry leading solution to a common analog signal processing circuit.

The circuit offers 1024 different gains, controllable through an SPI (AD5270) or I<sup>2</sup>C-compatible (AD5272) serial digital interface. The ±1% resistor tolerance performance of the AD5270/AD5272 provides low gain error over the full resistor range, as shown in Figure 2.

The circuit supports rail-to-rail inputs and outputs for both single-supply operation at +5 V and dual-supply operation at ±2.5 V and is capable of delivering up to ±150 mA output current.

In addition, the AD5270/AD5272 has an internal 50-times programmable memory that allows a customized gain setting at power-up.

The circuit provides accuracy, low noise, and low THD and is well suited for signal instrumentation conditioning.

### CIRCUIT DESCRIPTION

**Table 1. Devices Connected/Referenced**

Product	Description
AD5270/AD5272	10-bit, 1% resistor tolerance digital rheostat
AD8615	Precision, 20 MHz, CMOS, rail-to-rail input/output CMOS op amp

The circuit employs the AD5270/AD5272 digital rheostat in conjunction with the AD8615 CMOS operational amplifier, providing a low cost, compact, variable gain noninverting amplifier.

The input signal, V<sub>IN</sub>, is amplified by the AD8615. The op amp offers low noise, high slew rate, and rail-to-rail inputs and outputs.

The maximum circuit gain is defined in Equation 1.

$$G = 1 + \frac{R_{AW}}{R_2} \rightarrow R_2 = \frac{R_{AW}}{G - 1} \quad (1)$$




Figure 1. Variable Gain Noninverting Amplifier (Simplified Schematic: Decoupling and All Connections Not Shown)

The maximum allowable current through the AD5270/AD5272 (R<sub>AW</sub> = 20 kΩ version) is ±3 mA, which limits the maximum input voltage, V<sub>IN</sub>, based on the circuit gain as described in Equation 2.

$$|V_{IN}| \leq 0.003 \times R_2 \quad (2)$$

When the input signal, V<sub>IN</sub>, is higher than the theoretical maximum value from Equation 2, R<sub>2</sub> should be increased, and the new gain can be recalculated using Equation 1.

On the other hand, the minimum gain should be calculated to reduce the error due to the leakage current in the AD5270/AD5272. To assume a negligible leakage current error, the current through R<sub>2</sub> should be at least 100 times the worst-case leakage specification of 50 nA. Therefore, the minimum current through R<sub>2</sub> should be 5 μA, which defines the minimum value for R<sub>2</sub>, as in Equation 3.

$$|V_{IN}| \geq 5 \times 10^{-6} \times R_2 \quad (3)$$

Figure 2 shows the possible  $R_2$  value range based on the input voltage to the op amp, assuming these conditions.




Figure 2.  $R_2$  Value Range vs. Minimum Input Signal

The  $\pm 1\%$  internal resistor tolerance of the AD5270/AD5272 ensures a low gain error, as shown in Figure 3.

The circuit gain equation is

$$G = 1 + \frac{(1024 - D) \times R_{AW}}{1024 R_2} \quad (4)$$

where  $D$  is the code loaded in the digital potentiometer.




Figure 3. Gain and Gain Error vs. Decimal Code

When the circuit input is an ac signal, the parasitic capacitances of the digital potentiometer can cause undesirable oscillation in the output. This can be avoided, however, by connecting a small capacitor,  $C_1$ , between the inverter input and its output. A value of 10 pF was used for the gain and phase plots shown in Figure 4.




Figure 4. Gain and Phase vs. Frequency for the AC Input Signal (Vertical Scale Compressed to Show All Gain Curves)

The AD5270/AD5272 have a 50-times programmable memory, which allows presetting the output voltage in a specific value at power-up.

Excellent layout, grounding, and decoupling techniques must be used to achieve the desired performance from the circuits discussed in this note (see Tutorial MT-031, *Grounding Data Converters and Solving the Mystery of "AGND" and "DGND"* and Tutorial MT-101, *Decoupling Techniques*). As a minimum, a 4-layer PCB should be used with one ground plane layer, one power plane layer, and two signal layers.

**COMMON VARIATIONS**

The AD5271/AD5274 (8-bits with 50-times programmable power-up memory) are both  $\pm 1\%$  tolerance digital rheostats that are suitable for this application if 10-bit resolution is not required.

The same basic circuit shown in Figure 1 can be adapted to operate on a 30 V supply using higher voltage devices as described in the CN-0112 Circuit Note.

**LEARN MORE**

MT-031 Tutorial, *Grounding Data Converters and Solving the Mystery of "AGND" and "DGND,"* Analog Devices.

MT-032 Tutorial, *Ideal Voltage Feedback (VFB) Op Amp,* Analog Devices.

MT-087 Tutorial, *Voltage References,* Analog Devices.

MT-091 Tutorial, *Digital Potentiometers,* Analog Devices.

MT-101 Tutorial, *Decoupling Techniques,* Analog Devices.

**Data Sheets and Evaluation Boards**

[AD5270 Data Sheet](#)

[AD5272 Data Sheet](#)

[AD5270 Evaluation Board](#)

[AD5272 Evaluation Board](#)

[AD5271 Data Sheet](#)

[AD5274 Data Sheet](#)

[AD8615 Data Sheet](#)

**REVISION HISTORY**

4/13—Rev. 0 to Rev. A

Document Title Changed from CN-0161 to AN-1218..... Universal

7/10—Revision 0: Initial Version