

**Table 1. Summary of Performance Specification Changes**

Parameter	Current Value	New Value	Unit	Test Conditions/Comments
ACCURACY				
Gain Error	±0.024	±0.05	% FSR max	At 25°C
DC Crosstalk	±0.024 0.5	±0.06 1	% FSR max LSB max	T <sub>MIN</sub> to T <sub>MAX</sub>
REFERENCE INPUT/OUTPUT				
Output Impedance	2200	800	Ω typ	
OUTPUT CHARACTERISTICS				
DC Output Impedance	0.5	0.6	Ω max	
MONITOR PIN				
Output Impedance	0.5	1	kΩ typ	
LOGIC INPUTS (EXCEPT SDA/SCL)				DV <sub>DD</sub> = 2.7 V to 5.5 V
V <sub>IL</sub> , Input Low Voltage				
DV <sub>DD</sub> > 3.6 V	0.8	0.8	V max	
DV <sub>DD</sub> ≤ 3.6 V	0.8	0.6	V max	
POWER REQUIREMENTS				
Al <sub>DD</sub> (Power-Down)	2	20	μA max	Typically 100 nA
DI <sub>DD</sub> (Power-Down)	20	20	μA max	Typically 1 μA

**Table 2. Summary of Changes to AC Characteristics**

Parameter	Current Value	New Value	Unit	Test Conditions/Comments
DYNAMIC PERFORMANCE				
Settling Tim	8 10	3 8	μs typ μs max	Boost mode off, CR11 = 0 Boost mode off, CR11 = 0
Slew Rate	2 3	1.5 2.5	V/μs typ V/μs typ	Boost mode off, CR11 = 0 Boost mode on, CR11 = 1

**Table 3. Summary of SPI Timing Specification Changes**

Parameter	Limit at T <sub>MIN</sub> , T <sub>MAX</sub>		Unit	Description
	Current Value	New Value		
t <sub>7A</sub>	50	140	ns min	Minimum SYNC high time in readback mode
t <sub>10</sub>	30	36	ns max	24th SCLK falling edge to BUSY falling edge
t <sub>14</sub>	100	100/2000	ns min/max	BUSY rising edge to DAC output response time
t <sub>17</sub>	8	3	μs typ	DAC output settling time boost mode off
t <sub>19</sub>	12	40	μs max	CLR pulse activation time
t <sub>20</sub>	20	30	ns max	SCLK rising edge to SDO valid