

REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED



Prepared in accordance with ASME Y14.24

Vendor item drawing

REV																				
PAGE																				
REV																				
PAGE	18	19	20																	
REV STATUS OF PAGES	REV																			
	PAGE			1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17

PMIC N/A	PREPARED BY RICK OFFICER	DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 <a href="https://www.dla.mil/LandandMaritime">https://www.dla.mil/LandandMaritime</a>	
Original date of drawing YY-MM-DD  19-06-11	CHECKED BY RAJESH PITHADIA	TITLE MICROCIRCUIT, LINEAR, 3 kV RMS, SIGNAL AND POWER ISOLATED, CAN TRANSCEIVER FOR CAN FD, MONOLITHIC SILICON	
	APPROVED BY CHARLES F. SAFFLE	DWG NO.  <b>V62/19604</b>	
	SIZE <b>A</b>	CODE IDENT. NO. <b>16236</b>	PAGE 1 OF 20

DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.

1. SCOPE

1.1 Scope. This drawing documents the general requirements of a high performance 3 kV RMS, signal and power isolated, controller area network (CAN) transceiver for CAN flexible data rate (FD) microcircuit, with an operating temperature range of -55°C to +105°C.

1.2 Vendor Item Drawing Administrative Control Number. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

<u>V62/19604</u> Drawing number	-	<u>01</u> Device type (See 1.2.1)	<u>X</u> Case outline (See 1.2.2)	<u>E</u> Lead finish (See 1.2.3)
---------------------------------------	---	-----------------------------------------	-----------------------------------------	----------------------------------------

1.2.1 Device type(s).

<u>Device type</u>	<u>Generic</u>	<u>Circuit function</u>
01	ADM3057E-EP	3 kV RMS, signal and power isolated, CAN transceiver for CAN FD

1.2.2 Case outline(s). The case outline(s) are as specified herein.

<u>Outline letter</u>	<u>Number of pins</u>	<u>JEDEC PUB 95</u>	<u>Package style</u>
X	20	MS-013-AC	Small outline package

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

<u>Finish designator</u>	<u>Material</u>
A	Hot solder dip
B	Tin-lead plate
C	Gold plate
D	Palladium
E	Gold flash palladium
F	Tin-lead alloy (BGA/CGA)
Z	Other

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/19604</b>
		REV	PAGE 2

1.3 Absolute maximum ratings. 1/ 2/

Supply voltage range (VCC) .....	-0.5 V to +6 V
Input offset voltage (VIO) .....	-0.5 V to +6 V
Logic side input/output: TXD, RXD, AUXIN, SILENT, STBY .....	-0.5 V to VIO + 0.5 V
CANH, CANL .....	-40 V to +40 V
AUXOUT, RS .....	-0.5 V to VISOIN + 0.5 V
Storage temperature range (TSTG) .....	-65°C to +150°C
Junction temperature range (TJ) .....	150°C maximum
Power dissipation (PD) .....	(TJ maximum – TA) / $\theta_{JA}$
Electrostatic discharge (ESD) rating: IEC 61000-4-2, CANH/CANL	
Across isolation barrier to GND1 .....	±8 kV
Contact discharge to GND2 .....	±8 kV
Air discharge to GND2 .....	±15 kV
Human body model (HDM) all pins, 1.5 k $\Omega$ , 100 pF .....	4 kV
Moisture sensitivity level (MSL) .....	MSL3
Thermal resistance, junction to ambient ( $\theta_{JA}$ ) .....	53°C/W

1.4 Recommended operating conditions. 3/

Supply voltage range (VCC) .....	4.5 V to 5.5 V
Operating free-air temperature range (TA) .....	-55°C to +105°C

1.5 Package characteristics.

Resistance (input to output) (R <sub>I-O</sub> ) .....	10 <sup>13</sup> $\Omega$ typical 4/
Capacitance (input to output) (C <sub>I-O</sub> ) with f = 1 MHz .....	3.7 pF typical 4/
Input capacitance (C <sub>I</sub> ) .....	4.0 pF typical 5/

- 
- 1/ Stresses beyond those listed under “absolute maximum rating” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
  - 2/ Unless otherwise specified, pin voltage with respect to GND, are on the same side.
  - 3/ Use of this product beyond the manufacturers design rules or stated parameters is done at the user’s risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits.
  - 4/ The device is considered a 2-terminal device: pin 1 through pin 10 are shorted together, and pin 11 through pin 20 are shorted together.
  - 5/ Input capacitance is from any input data pin to ground.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/19604</b>
		REV	PAGE 3

## 2. APPLICABLE DOCUMENTS

International Electrotechnical Commission

IEC 61000-4-2 – Electromagnetic Compatibility (EMC) - Part 4-2:  
Testing and measurement techniques - Electrostatic discharge immunity test

(Copies of these documents are available online at <https://www.iec.ch>.)

JEDEC Solid State Technology Association

JEDEC PUB 95 – Registered and Standard Outlines for Semiconductor Devices

(Copies of these documents are available online at <https://www.jedec.org>.)

## 3. REQUIREMENTS

3.1 Marking. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:

- A. Manufacturer's name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 Unit container. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.

3.5 Diagrams.

3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 1.

3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2.

3.5.3 Truth table. The truth table shall be as shown in figure 3.

3.5.4 Timing waveforms and test circuit. The timing waveforms and test circuit shall be as shown in figures 4 through 10.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/19604</b>
		REV	PAGE 4

TABLE I. Electrical performance characteristics. 1/

Test	Symbol	Conditions 2/	Temperature, TA	Device type	Limits		Unit
					Min	Max	
Supply current							
Logic side power current ICC							
Standby		STBY high, AUXIN low, load resistance (RL) = 60 Ω	+25°C	01	13.5 typical		mA
			-55°C to +105°C			30	
Recessive state (or) silent		TXD and/or SILENT high, RL = 60 Ω	+25°C	01	27 typical		mA
			-55°C to +105°C			40	
Dominant state		Fault condition, RL = 60 Ω	+25°C	01	180 typical		mA
			-55°C to +105°C			260	
70% dominant / 30% recessive		1 Mbps	+25°C	01	138 typical		mA
		5 Mbps	+25°C		151 typical		
			-55°C to +105°C			200	
		12 Mbps	+25°C		177 typical		
			-55°C to +105°C			220	
Switching frequency	fOSC	Frequency hopping center	+25°C	01	180 typical		MHz
Logic side coupler current							
Normal mode		TXD high, low or switching, AUXIN low	+25°C	01	3.6 typical		mA
			-55°C to +105°C			5	
Standby mode		STBY mode	+25°C	01	1.2 typical		mA
			-55°C to +105°C			2	

See footnotes at end of table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/19604</b>
		<b>REV</b>	<b>PAGE 5</b>

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions 2/	Temperature, T <sub>A</sub>	Device type	Limits		Unit
					Min	Max	
Driver							
Differential outputs		See figure 4					
Recessive state, normal mode.		TXD high, R <sub>L</sub> and common mode filter capacitor (CF) open					
CANH, CANL voltage	V <sub>CANL</sub> , V <sub>CANH</sub>		-55°C to +105°C	01	2.0	3.0	V
Differential output voltage	V <sub>OD</sub>		-55°C to +105°C	01	-500	+50	mV
Dominant state, normal mode.		TXD and silent low, CF open					
CANH voltage	V <sub>CANH</sub>	50 Ω ≤ R <sub>L</sub> ≤ 65 Ω	-55°C to +105°C	01	2.75	4.5	V
CANL voltage	V <sub>CANL</sub>	50 Ω ≤ R <sub>L</sub> ≤ 65 Ω	-55°C to +105°C	01	0.5	2.0	V
Differential output voltage	V <sub>OD</sub>	50 Ω ≤ R <sub>L</sub> ≤ 65 Ω	-55°C to +105°C	01	1.5	3.0	V
		45 Ω ≤ R <sub>L</sub> ≤ 70 Ω			1.4	3.3	
		R <sub>L</sub> = 2240 Ω			1.5	5.0	
Standby mode.		STBY high, R <sub>L</sub> and CF open					
CANH, CANL voltage	V <sub>CANL</sub> , V <sub>CANH</sub>		-55°C to +105°C	01	-0.1	+0.1	V
Differential output voltage	V <sub>OD</sub>		-55°C to +105°C	01	-200	+200	mV
Output symmetry (V <sub>ISOIN</sub> – V <sub>CANH</sub> – V <sub>CANL</sub> )	V <sub>SYM</sub>	R <sub>L</sub> = 60 Ω, C <sub>F</sub> = 4.7 nF, R <sub>S</sub> low	-55°C to +105°C	01	-0.55	+0.55	V

See footnotes at end of table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/19604</b>
		REV	PAGE 6

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions <u>2/</u>	Temperature, T <sub>A</sub>	Device type	Limits		Unit
					Min	Max	
Driver - continued							
Short circuit current	I <sub>SC</sub>	R <sub>L</sub> open					
Absolute CANH		V <sub>CANH</sub> = -3 V	-55°C to +105°C	01		115	mA
Absolute CANL		V <sub>CANL</sub> = 18 V	-55°C to +105°C	01		115	mA
Steady state CANH		V <sub>CANH</sub> = -24 V	-55°C to +105°C	01		115	mA
Steady state CANL		V <sub>CANL</sub> = 24 V	-55°C to +105°C	01		115	mA
Logic inputs (TXD, SILENT, STBY, AUX <sub>IN</sub> )							
Input voltage, high	V <sub>IH</sub>		-55°C to +105°C	01	0.65 x V <sub>IO</sub>		V
Input voltage, low	V <sub>IL</sub>		-55°C to +105°C	01		0.35 x V <sub>IO</sub>	V
Complementary metal oxide semiconductor (CMOS) logic input currents	I <sub>IH</sub>  ,  I <sub>IL</sub>	Input high or low	-55°C to +105°C	01		10	μA
Receiver							
Differential inputs							
Differential input voltage range	V <sub>ID</sub>	CRXD open, see figure 5, -25 V < V <sub>CANL</sub> , V <sub>CANH</sub> < +25 V					
Recessive			-55°C to +105°C	01	-1.0	+0.5	V
		STBY high			-1.0	+0.4	
Dominant			-55°C to +105°C	01	0.9	5.0	V
		STBY high			1.15	5.0	
Input voltage hysteresis	V <sub>HYS</sub>		+25°C	01	150 typical		mV

See footnotes at end of table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/19604</b>
		REV	PAGE 7

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions 2/	Temperature, T <sub>A</sub>	Device type	Limits		Unit
					Min	Max	
Receiver – continued.							
Differential inputs – continued.							
Unpowered input leakage current	I <sub>IN(OFF)</sub>	V <sub>CANH</sub> , V <sub>CANL</sub> = 5 V, V <sub>CC</sub> = 0 V	-55°C to +105°C	01		10	μA
Input resistance, CANH, CANL	R <sub>INH</sub> , R <sub>INL</sub>		-55°C to +105°C	01	6	25	kΩ
Input resistance, differential	R <sub>DIFF</sub>		-55°C to +105°C	01	20	100	kΩ
Input resistance, matching	m <sub>R</sub>	$m_R = 2 \times (R_{INH} - R_{INL}) / (R_{INH} + R_{INL})$	-55°C to +105°C	01	-0.03	+0.03	Ω/Ω
Input capacitance, CANH, CANL	C <sub>INH</sub> , C <sub>RINL</sub>		+25°C	01	35 typical		pF
Input capacitance, differential	C <sub>DIFF</sub>		+25°C	01	12 typical		pF
Logic outputs (RXD, AUXOUT)							
Output voltage, low	V <sub>OL</sub>	Output current (I <sub>OUT</sub> ) = 2 mA	+25°C	01	0.2 typical		V
			-55°C to +105°			0.4	
Output voltage, high RXD	V <sub>OH</sub>	I <sub>OUT</sub> = -2 mA	-55°C to +105°C	01	V <sub>IO</sub> – 0.2		V
Output voltage, high AUXOUT	V <sub>OH</sub>	I <sub>OUT</sub> = -2 mA	-55°C to +105°C	01	+2.4		V
Short circuit current RXD	I <sub>OS</sub>	Output voltage (V <sub>OUT</sub> ) = GND1 or V <sub>IO</sub>	-55°C to +105°C	01	7	85	mA

See footnotes at end of table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/19604</b>
		REV	PAGE 8

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions <u>2/</u>	Temperature, T <sub>A</sub>	Device type	Limits		Unit
					Min	Max	
Common mode transient immunity. <u>3/</u> Common mode voltage (V <sub>CM</sub> ) ≥ 1 kV, transient magnitude ≥ 800 V							
Input high, recessive	CMH	V <sub>IN</sub> = V <sub>IO</sub> (AUXIN, TXD) or CANH/CANL recessive	+25°C	01	100 typical		kV/μs
			-55°C to +105°		75		
Input high, dominant	CML	V <sub>IN</sub> = 0 V (AUXIN, TXD) or CANH/CANL dominant	+25°C	01	100 typical		kV/μs
			-55°C to +105°		75		
Slope control							
Input voltage for standby mode	VSTB		-55°C to +105°	01	4.0		V
Current for slope control mode	ISLOPE	RS voltage (V <sub>RS</sub> ) = 0 V	-55°C to +105°	01		-240	μA
Slope control mode voltage	VSLOPE	RS current (I <sub>RS</sub> ) = 10 μA	-55°C to +105°	01	2.1		V
Input voltage for high speed mode	VHS		-55°C to +105°	01		1	V

See footnotes at end of table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/19604</b>
		REV	PAGE 9

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions 2/	Temperature, TA	Device type	Limits		Unit
					Min	Max	
Timing specifications							
Driver	SILENT low, bit time on the TXD pin as transmitted by the CAN controller (tBIT_TXD) = 200 ns, see figure 6 and figure 7, slope resistance (RSLOPE) = 0 Ω, RL = 60 Ω, load capacitance (CL) = 100 pF						
Maximum data rate			-55°C to +105°	01	12		Mbps
Propagation delay from TXD to bus (Recessive to Dominant)	tTXD_DOM		+25°C	01	35 typical		ns
			-55°C to +105°			60	
Propagation delay from TXD to bus (Dominant to Recessive )	tTXD_REC		+25°C	01	46 typical		ns
			-55°C to +105°			70	
Transmit dominant timeout	tDT	TXD low, see figure 8	-55°C to +105°	01	1175	4000	μs
Receiver	SILENT low, see figure 6 and figure 7, RL = 60 Ω, CL = 100 pF, RXD capacitance (CRXD) = 15 pF						
Falling edge loop propagation delay (TXD to RXD), full speed mode	tLOOP_FALL	RSLOPE = 0 Ω, tBIT_TXD = 200 ns	-55°C to +105°	01		150	ns
Falling edge loop propagation delay (TXD to RXD), slope control mode	tLOOP_FALL	RSLOPE = 47 kΩ, tBIT_TXD = 1 μs	-55°C to +105°	01		300	ns

See footnotes at end of table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/19604</b>
		REV	PAGE 10

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions 2/	Temperature, T <sub>A</sub>	Device type	Limits		Unit
					Min	Max	
Timing specifications – continued.							
Receiver – continued. SILENT low, see figure 6 and figure 7, R <sub>L</sub> = 60 Ω, C <sub>L</sub> = 100 pF, RXD capacitance (C <sub>RXD</sub> ) = 15 pF							
Rising edge loop propagation delay (TXD to RXD), full speed mode	t <sub>LOOP_FALL</sub>	RSLOPE = 0 Ω, t <sub>BIT_TXD</sub> = 200 ns	-55°C to +105°	01		150	ns
Rising edge loop propagation delay (TXD to RXD), slope control mode	t <sub>LOOP_RISE</sub>	RSLOPE = 47 kΩ, t <sub>BIT_TXD</sub> = 1 μs	-55°C to +105°	01		300	ns
Loop delay symmetry (minimum recessive bit width)		2 Mbps, t <sub>BIT_TXD</sub> = 500 ns	-55°C to +105°	01	450	550	ns
		5 Mbps, t <sub>BIT_TXD</sub> = 200 ns			160	220	
		8 Mbps, t <sub>BIT_TXD</sub> = 125 ns			85	140	
		12 Mbps, t <sub>BIT_TXD</sub> = 83.3 ns			50	91.6	
CANH, CANL slew rate	SR	SILENT low, see figure 7, R <sub>L</sub> = 60 Ω, C <sub>L</sub> = 100 pF, RSLOPE = 47 kΩ	+25°C	01	7 typical		V/μs
Standby mode							
Minimum pulse width detected (receiver filter time)	t <sub>FILTER</sub>	STBY high, see figure 9	-55°C to +105°	01	1	5	μs
Wake up pattern detection reset time	t <sub>WUPR</sub>	STBY high, see figure 9	-55°C to +105°	01	1175	4000	μs
Normal mode to standby mode time	t <sub>STBY_ON</sub>		-55°C to +105°	01		25	μs
Standby mode to normal mode time	t <sub>STBY_OFF</sub>	Time until RXD valid	-55°C to +105°	01		25	μs

See footnotes at end of table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/19604</b>
		REV	PAGE 11

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions <u>2/</u>	Temperature, T <sub>A</sub>	Device type	Limits		Unit
					Min	Max	
Timing specifications – continued.							
Auxiliary signal							
Maximum switching rate	f <sub>AUX</sub>		-55°C to +105°	01	20		kHz
AUXIN to AUXOUT propagation delay	t <sub>AUX</sub>		-55°C to +105°	01		25	μs
Silent mode							
Normal mode to silent mode time	t <sub>SILENT_ON</sub>	TXD low, R <sub>SLOPE</sub> = 0 Ω, see figure 10	+25°C	01	40 typical		ns
			-55°C to +105°			100	
Silent mode to normal mode time	t <sub>SILENT_OFF</sub>	TXD low, R <sub>SLOPE</sub> = 0 Ω, see figure 10	+25°C	01	50 typical		ns
			-55°C to +105°			100	


1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.

2/ Unless otherwise specified, all voltages are relative to their respective ground.  $4.5\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ ,  $1.7\text{ V} \leq V_{IO} \leq 5.5\text{ V}$ ,  $-55^\circ\text{C} \leq T_A \leq +105^\circ\text{C}$ , and STBY low. Unless otherwise specified, typical specifications are at  $V_{CC} = V_{IO} = 5\text{ V}$  and  $T_A = 25^\circ\text{C}$ .

3/ |CMH| is the maximum common-mode voltage slew rate that can be sustained while maintaining  $\text{AUXOUT} \geq 2.4\text{ V}$ , CANH/CANL recessive, or  $\text{RXD} \geq V_{IO} - 0.2\text{ V}$ . |CML| is the maximum common-mode voltage slew rate that can be sustained while maintaining  $\text{AUXOUT} \leq 0.4\text{ V}$ , CANH/CANL dominant, or  $\text{RXD} \leq 0.4\text{ V}$ . The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/19604</b>
		REV	PAGE 12

Case X



Symbol	Dimensions			
	Inches		Millimeters	
	Minimum	Maximum	Minimum	Maximum
A	.0925	.1043	2.35	2.65
A1	.0039	.0118	0.10	0.30
b	.0122	.0201	0.31	0.51
c	.0079	.0301	0.20	0.33
D	.4961	.5118	12.60	13.00
e	.0500 BSC		1.27 BSC	
E	.2913	.2992	7.40	7.60
E1	.3937	.4193	10.00	10.65
L	.0157	.0500	0.40	1.27

NOTES:

1. Controlling dimensions are millimeter, inch dimensions are given for reference only.
2. Falls within reference to JEDEC MS-013-AC.

FIGURE 1. Case outline.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/19604</b>
		<b>REV</b>	<b>PAGE 13</b>

Device type	01	
Case outline	X	
Terminal number	Terminal symbol	Description
1	GND1	Ground, logic side.
2	GND1	Ground, logic side.
3	VCC	Power supply, 4.5 V to 5.5 V. This pin requires 0.1 $\mu$ F and 10 $\mu$ F decoupling capacitors.
4	VIO	Coupler power supply, 1.7 V to 5.5 V. This pin requires 0.01 $\mu$ F and 0.1 $\mu$ F decoupling capacitors.
5	RXD	Receiver output data
6	SILENT	Silent mode select with input high. Bring this input low or leave the pin unconnected (internal pull down) for normal mode.
7	TXD	Driver input data. This pin has a weak internal pull-up resistor to VIO.
8	STBY	Standby mode select with input high. Bring this input low or leave the pin unconnected (internal pull-down) for normal mode.
9	AUXIN	Auxiliary channel input. This pin sets the AUXOUT output.
10	GND1	Ground, logic side.
11	GND2	Ground, bus side.
12	RS	Slope control pin. Short this pin to ground for full speed operation or use a weak pull-down resistor (for example, 47 k $\Omega$ ) for slope control mode. An input high signal places the CAN transceiver in standby mode.
13	CANL	CAN low input/output.
14	CANH	CAN high input/output.
15	GND2	Ground, bus side.
16	VISOIN	Isolated power supply input for the CAN transceiver bus side digital isolator. This pin requires 0.01 $\mu$ F and 0.1 $\mu$ F decoupling capacitors.
17	AUXOUT	Isolated auxiliary channel output. The state of AUXOUT is latched when STBY is high. By default, AUXOUT is low at startup or when VIO is unpowered.
18	GNDISO	Ground for the isolated DC-to-DC converter. Connect these pins together through one ferrite bead to PCB ground (bus side).
19	VISOOUT	Isolated power supply output. This pin requires 0.22 $\mu$ F and 10 $\mu$ F capacitors to GNDISO. Connect this pin through a ferrite bead and short the PCB trace to VISOIN for operation.
20	GNDISO	Ground for the isolated DC-to-DC converter. Connect these pins together through one ferrite bead to PCB ground (bus side).

FIGURE 2. Terminal connections.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/19604</b>
		REV	PAGE 14

Power		Inputs <u>1/ 2/</u>					Mode	Output <u>2/</u>		Input/Output
VCC	VIO	TXD	SILENT	STBY	AUXIN	RS		RXD <u>3/</u>	AUXOUT	CANH/CANL
On	On	Low	Low	Low	Low	Low/ pull-down	Normal/ slope mode	Low	Low	Dominant <u>4/</u>
On	On	Low	Low	Low	High	Low/ pull-down	Normal/ slope mode	Low	High	Dominant <u>4/</u>
On	On	High	Low	Low	Low	Low/ pull-down	Normal/ slope mode	High/per bus	Low	Recessive/set by bus
On	On	High	Low	Low	High	Low/ pull-down	Normal/ slope mode	High/per bus	High	Recessive/set by bus
On	On	X	High	Low	Low	X	Listen only	High/per bus	Low	Recessive/set by bus
On	On	X	High	Low	High	X	Listen only	High/per bus	High	Recessive/set by bus
On	On	X	X	High	X	X	Standby	High/WUP/filtered	Last state	Bias to GND2/set by bus
On	On	X	X	X	Low	Pull-up	Standby <u>5/</u>	High/WUP/filtered	Low	Bias to GND2/set by bus
On	On	X	X	X	High	Pull-up	Standby <u>5/</u>	High/WUP/filtered	High	Bias to GND2/set by bus
On	Off	Z	Z	Z	Z	Low/ pull-down	Normal/ slope mode	Z	Low	Recessive/set by bus
Off	On	X	X	X	X	X	Transceiver off	High	Z	High impedance/set by bus
Off	Off	Z	Z	Z	Z	Z	Transceiver off	Z	Z	High impedance/set by bus

1/ X means irrelevant.

2/ Z means high impedance within one diode drop of ground.

3/ WUP means remote wake-up pattern.

4/ Limited by tDT.

5/ RS can only set the transceiver to standby mode. RS does not control the digital isolator.

FIGURE 3. Truth table.

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/19604</b>
		REV	PAGE 15




FIGURE 4. Driver voltage measurement.




FIGURE 5. Receiver voltage measurement.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/19604
		REV	PAGE 16





FIGURE 6. Transceiver timing diagram.



- NOTES  
 1. 1% TOLERANCE FOR ALL RESISTORS AND CAPACITORS.

FIGURE 7 Switching characteristics measurements.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/19604
		REV	PAGE 17




FIGURE 8. Dominant timeout.




FIGURE 9. Wake up pattern detection and filtered RXD in standby mode timing diagram.

<p align="center"><b>DLA LAND AND MARITIME COLUMBUS, OHIO</b></p>	<p align="center">SIZE <b>A</b></p>	<p align="center">CODE IDENT NO. <b>16236</b></p>	<p align="center">DWG NO. <b>V62/19604</b></p>
		<p align="center">REV</p>	<p align="center">PAGE 18</p>




FIGURE 10. Silent mode timing diagram.

<p><b>DLA LAND AND MARITIME COLUMBUS, OHIO</b></p>	<p><b>SIZE A</b></p>	<p><b>CODE IDENT NO. 16236</b></p>	<p><b>DWG NO. V62/19604</b></p>
		<p>REV</p>	<p>PAGE 19</p>

4. VERIFICATION

4.1 Product assurance requirements. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

5.1 Packaging. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

6. NOTES

6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 Configuration control. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 Suggested source(s) of supply. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <https://landandmaritimeapps.dla.mil/programs/smcr/>.

Vendor item drawing administrative control number <u>1/</u>	Device manufacturer CAGE code	Mode of transportation and quantity	Vendor part number
V62/19604-01XE	24355	Tube, 37 units	ADM3057ETRWZ-EP
		Reel, 1000 units	ADM3057ETRWZ-EP-RL

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

CAGE code

24355

Source of supply

Analog Devices  
 Route 1 Industrial Park  
 P.O. Box 9106  
 Norwood, MA 02062  
 Point of contact: 20 Alpha Road  
 Chelmsford, MA 01824-4123

<b>DLA LAND AND MARITIME COLUMBUS, OHIO</b>	<b>SIZE A</b>	<b>CODE IDENT NO. 16236</b>	<b>DWG NO. V62/19604</b>
		REV	PAGE 20