



REVISIONS			
REV	DESCRIPTION	DATE	APPROVED


CMOS OUT




DEFAULT: INSTALL R13, NOT R12
IF USING FILTER: REMOVE R13 & INSTALL BOXED ITEMS




DUT OUT/FILTER IN




DUT FILTER OUT




FDBK_IN




U1
AD9912



CLK MODE SELECT





SYSCLK INPUT CIRCUITRY ON SHEET 4



	HSC GREENSBORO 7910 TRIAD CENTER DRIVE GREENSBORO NC 27409	TITLE AD9912 EVALUATION BOARD	
	DATE: 27 MAY 2008	SHEET 1 OF 4	DRAWN BY: W. CLARK

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED




	HSC GREENSBORO 7910 TRIAD CENTER DRIVE GREENSBORO NC 27409	TITLE AD9912 EVALUATION BOARD	
	DATE: 12 DEC 2007	SHEET 2 OF 4	DRAWN BY: W. CLARK


REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

POWER SUPPLIES


DUT BYPASS CAPACITORS




VDD_SYSCLK (1.8V)




VDD_DRV/VDD_FDBK (1.8V)




VDD_DACCLK (1.8V)




VDD_DAC3 (3.3V)





VDD_DACDEC (1.8V)




VDDX_DRV (3.3V)



* 1 uF CAP ON BOTTOM SIDE IS OPTIONAL




OPTIONAL 1.8V POWER PLANE STITCHING



REVISIONS			
REV	DESCRIPTION	DATE	APPROVED


IF USING ONE OF THE CRYSTALS OR THE XO (INSTEAD OF T5):
REMOVE C100, C101 & INSTALL ASSOCIATED BOXED ITEMS



OPTIONAL SYSCLK INPUTS

DEFAULT: DO NOT INSTALL BOXED ITEMS

XO PWR (3.3V)



OPTIONAL SYSCLK INPUT

DEFAULT: DO NOT INSTALL BOXED ITEMS

	HSC GREENSBORO 7910 TRIAD CENTER DRIVE GREENSBORO NC 27409	TITLE AD9912 EVALUATION BOARD	
	DATE: 12 DEC 2007	SHEET 4 OF 4	DRAWN BY: W. CLARK