

4

3

2

1

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

NOTES: MATERIALS; MANUFACTURE TO MEET EU RoHS DIRECTIVE, ALL MATERIAL, (INCLUDING SOLDERMASK) REFER TO EU RoHS DIRECTIVE 20002/95/EC.

LAMINATE & RESIN MATERIALS; Tg>170C. Td>310c
ACCEPTABLE MATERIALS; ROGERS 4350, ROGERS 9159, ISOLA IS410, POLYCLAD 370 HR.

CLADDING; EXTERNAL LAYERS 1/2 OZ. COPPER, OVERPLATE TO 1 1/2 OZ. INTERNAL SIGNAL LAYERS 1 OZ. COPPER. INTERNAL PLANE LAYERS 1 OZ. COPPER.


SOLDER MASK; SHALL BE LIQUID PHOTOIMAGABLE (LPI) APPLIED ON BOTH SIDES OVER BARE COPPER AND SHALL MEET IPC-SM-840V (LATEST REV.) CLASS 3. COLOR BLUE

SILK SCREEN; SHALL BE PERMANENT NON-CONDUCTIVE EPOXY INK, COLOR WHITE. U.L. RATING; 94VO MINIMUM.

FINISH; ENIG ELECTROLESS Ni (120-200u INCH); IMERSION GOLD (3-8u INCH)

- FABRICATION:
- REFER TO IPC-4101B/99 SERIES (LATEST REV.), CLASS 2 FOR FABRICATION UNLESS OTHERWISE SPECIFIED.
 - UNDIMENSIONED HOLES TO BE LOCATED WITHIN +/- .005 OF THEIR TRUE POSITION WITH RESPECT TO ARTWORK.
 - PLATED HOLE WALL THICKNESS SHALL NOT BE LESS THAN .001 INCH MINIMUM AVERAGE, WITH NO READING LESS THAN .0008 BY CROSS SECTION.
 - HOLE DIAMETERS APPLY AFTER PLATING.
 - FINISHED CONDUCTOR WIDTHS SHALL NOT BE REDUCED FROM THE NOMINAL, INDICATED ON THE MASTER PATTERN, BY MORE THAN THE CONDUCTOR THICKNESS.
 - MINIMUM DESIGN LINE WIDTH IS .005 INCH.
 - MINIMUM DESIGN SPACING IS .004 INCH.
 - BOARD/PANEL MUST MEET IPC-A-600 (LATEST REV.) CLASS 2 FOR FLATNESS.
 - MFGR. TO LEGIBLY ETCH OR STAMP/SCREEN WITH PERMANENT NON-CONDUCTIVE INK ON SECONDARY SIDE IN A CLEAR AREA UNLESS OTHERWISE INDICATED;
 - A. U.L. CODE
 - B. DATE CODE (STAMP)
 - C. FLAMMABILITY RATING
 - D. MFGR. LOGO - DESIGNATED AREA.
 - E. SUCCESSFUL ELECTRICAL BOARD TEST.
 - F. LOT NUMBER - DESIGNATED AREA.
 - NON-FUNCTIONAL PADS MAY BE REMOVED FROM INNER SIGNAL LAYERS AT MFGR. DISCRETION.
 - IF PAD SIZES PROVIDED ARE NOT LARGE ENOUGH TO MAINTAIN ANNULAR RING REQUIREMENT, MFGR. MAY TEAR DROP PADS TO MAINTAIN ANNULAR RING AT PAD TO CIRCUIT INTERFACE ONLY AND MUST INSURE ELECTRICAL INTEGRITY.
 - REPAIRS PER IPC-R-700 ARE ALLOWED.
 - MODIFICATIONS TO THE ARTWORK, OTHER THAN THOSE DESCRIBED ON THE FABRICATION DRAWING, ARE NOT ALLOWED WITHOUT WRITTEN AUTHORIZATION.
 - VIAS ARE TO BE FILLED USING A NON-CONDUCTIVE FILLER.

FIDUCIALS; TOP & BOTTOM ARE MIRRORED COPIES, (.100, .275), & (7.900, 4.400).



6 LAYER STACKUP

PRIMARY SILKSCREEN
PRIMARY GOLD MASK
PRIMARY SOLDER MASK
PRIMARY SIDE (LAYER 1)
Rogers 4350 (.004) GROUND PLANE (LAYER 2)
370HR (.004) SPLIT POWER PLANE (LAYER 3)
370HR SPLIT POWER PLANE (LAYER 4)
370HR (.004) GROUND PLANE (LAYER 5)
370HR SECONDARY SIDE (LAYER 6)
SECONDARY SOLDER MASK
SECONDARY GOLD MASK
SECONDARY SILKSCREEN

NOMINAL FINISHED BOARD THICKNESS 0.062" +/- .005

CHARACTERISTIC IMPEDANCE = 50 OHMS +/- 10%
ARTWORK LINE WIDTH FOR IMPEDANCE CONTROLLED LINES = 0.00675" ON LAYER 1 ONLY

DRILL CHART: TOP to BOTTOM			
ALL UNITS ARE IN MILS			
FIGURE	SIZE	PLATED	QTY
•	8.0	PLATED	233
x	10.0	PLATED	236
+	13.0	PLATED	16
•	16.0	PLATED	144
•	20.0	PLATED	1
•	35.0	PLATED	4
◊	40.0	PLATED	56
◊	45.0	PLATED	26
△	63.0	PLATED	25
◊	65.0	PLATED	2
◊	75.0	PLATED	3
△	90.0	PLATED	2

PRIMARY SIDE

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES DECIMALS FRACTIONS ANGLES .XX .-.010 --1/32 -- 2 .XXX .-.005 .XXXX .-.0050	APPROVAL	DATE	 CSS DIVISION 7910 TRIAD CENTER GREENSBORO, NC 27409 TITLE FABRICATION AD9523 EVALUATION BD.			
	TEMPLATE ENGINEER	ddMMyy				
	HARDWARE SERVICES	ddMMyy				
	HARDWARE SYSTEMS	ddMMyy				
MATERIAL	TEST ENGINEER	ddMMyy	SIZE	FSCM NO	DRAWING NUMBER	REV
	COMPONENT ENGINEER	ddMMyy				
	TEST PROCESS	ddMMyy				
	HARDWARE RELEASE	ddMMyy				
FINISH	DESIGNER	09/01/09	D	24355	9523EE01	E
	R. WILSON					
	PTD ENGINEER	ddMMyy				
	CHECKER	ddMMyy				
DO NOT SCALE DWG			SCALE	2/1		SHEET 1 OF 1