

ADSP-21161N EZ-KIT Lite® Evaluation System Manual

Revision 3.0, January 2005

Part Number
82-000530-01

Analog Devices, Inc.
One Technology Way
Norwood, Mass. 02062-9106



Copyright Information

© 2005 Analog Devices, Inc., ALL RIGHTS RESERVED. This document may not be reproduced in any form without prior, express written consent from Analog Devices, Inc.

Printed in the USA.

Limited Warranty

The EZ-KIT Lite evaluation system is warranted against defects in materials and workmanship for a period of one year from the date of purchase from Analog Devices or from an authorized dealer.

Disclaimer

Analog Devices, Inc. reserves the right to change this product without prior notice. Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under the patent rights of Analog Devices, Inc.

Trademark and Service Mark Notice

The Analog Devices logo, VisualDSP++, the VisualDSP++ logo, SHARC, CROSSCORE, the CROSSCORE logo, and EZ-KIT Lite are registered trademarks of Analog Devices, Inc.

All other brand and product names are trademarks or service marks of their respective owners.

Regulatory Compliance

The ADSP-21161N EZ-KIT Lite evaluation system has been certified to comply with the essential requirements of the European EMC directive 89/336/EEC (inclusive 93/68/EEC) and, therefore, carries the “CE” mark.

The ADSP-21161N EZ-KIT Lite evaluation system had been appended to Analog Devices Development Tools Technical Construction File referenced “DSPTOOLS1” dated December 21, 1997 and was awarded CE Certification by an appointed European Competent Body and is on file.



The EZ-KIT Lite evaluation system contains ESD (electrostatic discharge) sensitive devices. Electrostatic charges readily accumulate on the human body and equipment and can discharge without detection. Permanent damage may occur on devices subjected to high-energy discharges. Proper ESD precautions are recommended to avoid performance degradation or loss of functionality. Store unused EZ-KIT Lite boards in the protective shipping package.



CONTENTS

PREFACE

Purpose of This Manual	xiv
Intended Audience	xiv
Manual Contents	xv
What's New in This Manual	xv
Technical or Customer Support	xvi
Supported Processors	xvi
Product Information	xvii
MyAnalog.com	xvii
Processor Product Information	xvii
Related Documents	xviii
Online Technical Documentation	xix
Accessing Documentation From VisualDSP++	xx
Accessing Documentation From Windows	xx
Accessing Documentation From Web	xxi
Printed Manuals	xxi
VisualDSP++ Documentation Set	xxi
Hardware Tools Manuals	xxii
Processor Manuals	xxii

CONTENTS

Data Sheets	xxii
Notation Conventions	xxii

USING EZ-KIT LITE

Package Contents	1-2
Default Configuration	1-3
Installation and Session Startup	1-5
Evaluation License Restrictions	1-6
Memory Map	1-6
SDRAM Memory	1-6
FLAG Pins	1-9
Interrupt Pins	1-10
Audio Interface	1-10
Example Programs	1-12
Flash Programmer Utility	1-12
VisualDSP++ Interface	1-13
Boot Load	1-13
Target Options	1-13
While Target is Halted and On Emulator Exit Options	1-13
Other Options	1-15
Core Hang Conditions	1-15
Restricted Software Breakpoints	1-16

EZ-KIT LITE HARDWARE REFERENCE

System Architecture	2-2
---------------------------	-----

External Port	2-3
Host Processor Interface (HPI)	2-3
SPORT Audio Interface	2-3
SPI Audio Interface	2-4
Breadboard Area	2-4
JTAG Emulation Port	2-5
Jumper Settings	2-5
SDRAM Disable Jumper (JP1)	2-5
SPDIF Selection Jumper (JP2)	2-5
MCLK Selection Jumper (JP3)	2-6
FLAG0 Enable Jumper (JP4)	2-7
FLAG1 Enable Jumper (JP5)	2-7
Sample Frequency Jumper (JP6)	2-7
ADC2 Input Mode Selection Jumpers (JP7–8)	2-8
MIC Gain Selection Jumpers (JP9–10)	2-8
ADC1 Input Selection Jumper (JP11)	2-9
Processor ID Jumper (JP19)	2-10
Boot Mode Selection Jumper (JP20)	2-10
Clock Mode Selection Jumper (JP21)	2-11
~BMS Enable Jumper (JP22)	2-12
AD1836 Control Selection Jumper (JP23)	2-12
SW1 Enable Jumper (JP26)	2-12
SW2 Enable Jumper (JP27)	2-12
LEDs and Push Buttons	2-13

CONTENTS

Reset LEDs (LED1 and LED8)	2-14
FLAG LEDs (LED2–7)	2-14
VERF LED (LED9)	2-14
USB Monitor LED (LED10)	2-15
Power LED (LED11)	2-15
Programmable FLAG Push Buttons (SW1–4)	2-15
Interrupt Push Buttons (SW5–7)	2-16
Board Reset Push Button (SW8)	2-16
Connectors	2-16
USB Connector (P2)	2-16
Audio Connectors (P4–8, P17)	2-18
External Port Connector (P9)	2-18
Host Processor Interface Connector (P10)	2-19
JTAG Connector (P12)	2-19
Link Port Connectors (P13–14)	2-19
SPORT1 and SPORT3 Connector (P15)	2-20
Power Connector (P16)	2-20
Specifications	2-21
Power Supply	2-21
Board Current Measurements	2-21

BILL OF MATERIALS

INDEX

CONTENTS

PREFACE

Thank you for purchasing the ADSP-21161N EZ-KIT Lite[®], Analog Devices, Inc. evaluation system for SHARC[®] digital signal processors (DSPs).

The SHARC processors are based on a 32-bit super Harvard architecture that includes a unique memory architecture comprised of two large on-chip, dual-ported SRAM blocks coupled with a sophisticated IO processor, which gives a SHARC processor the bandwidth for sustained high-speed computations. SHARC processors represent today's de facto standard for floating-point processor targeted for premium audio applications.

The evaluation system is designed to be used in conjunction with the VisualDSP++[®] development environment to test the capabilities of the ADSP-21161N SHARC processors. The VisualDSP++ development environment gives you the ability to perform advanced application code development and debug, such as:

- Create, compile, assemble, and link application programs written in C++, C, and ADSP-21161N assembly
- Load, run, step, halt, and set breakpoints in application program
- Read and write data and program memory
- Read and write core and peripheral registers
- Plot memory

Access to the ADSP-21161N processor from a personal computer (PC) is achieved through a USB port or an optional JTAG emulator. The USB interface provides unrestricted access to the ADSP-21161N processor and the evaluation board peripherals. Analog Devices JTAG emulators offer faster communication between the host PC and target hardware. Analog Devices carries a wide range of in-circuit emulation products. To learn more about Analog Devices emulators and processor development tools, go to <http://www.analog.com/dsp/tools/>.

ADSP-21161N EZ-KIT Lite provides example programs to demonstrate the capabilities of the evaluation board.

 The ADSP-21161N EZ-KIT Lite installation is part of the VisualDSP++ installation. The EZ-KIT Lite is a licensed product that offers an unrestricted evaluation license for the first 90 days. Once the initial unrestricted 90-day evaluation license expires:

- VisualDSP++ allows a connection to the ADSP-21161N EZ-KIT Lite via the USB Debug Agent interface only. Connections to simulators and emulation products are no longer allowed.
- The linker restricts a users program to 5K words of internal memory for code space with no restrictions for data space.

Refer to the *VisualDSP++ Installation Quick Reference Card* for details.

The board features:

- Analog Devices ADSP-21161N processor
 - ✓ 100 MHz Core Clock Speed
 - ✓ Core Clock Mode Jumper Configurable
- Analog Devices AD1836 96 kHz Audio Codec
 - ✓ Jumper Selectable Line-In or Mic-In 3.5 mm Stereo Jack

- ✓ Line-Out 3.5 mm Stereo Jack
- ✓ 4 RCA Jacks for Audio Input
- ✓ 8 RCA Jacks for Audio Output
- Analog Devices AD1852 192 kHz Auxiliary DAC
- Crystal Semiconductor CS8414 96 kHz SPDIF Receiver
 - ✓ Optical and Coaxial Connectors for SPDIF Input
- Flash Memory
 - ✓ 512K x 8-bits
- Interface Connectors
 - ✓ 14-Pin Emulator Connector for JTAG Interface
 - ✓ SPORT Connectors
 - ✓ Link Port 0 and Link Port 1
 - ✓ External Port Connectors (not populated)
- General-Purpose IO
 - ✓ 4 Push Button Flags
 - ✓ 3 Push Button Interrupts
 - ✓ 6 LED Outputs
- Analog Devices ADP3338 and ADP3339 Voltage Regulators
- Breadboard area with typical SMT footprints

The EZ-KIT Lite board has a flash memory device that can be used to store user-specific boot code. By configuring the jumpers for EPROM boot, the board can run as a stand-alone unit. The ADSP-21161N EZ-KIT Lite package contains a flash programmer utility, which allows you to program the flash memory. The “[Flash Programmer Utility](#)” is described [on page 1-12](#).

Purpose of This Manual

SPORT0 and SPORT2 connect to the audio codec, facilitating creation of audio-signal processing applications. SPORT1 and SPORT3 connect to off-board connectors of other serial devices.

Additionally, the EZ-KIT Lite board provides un-installed expansion connector footprints to connect to the processor's External Port (EP) and Host Processor Interface (HPI).

Purpose of This Manual

The *ADSP-21161N EZ-KIT Lite Evaluation System Manual* provides instructions for installing the product hardware (board) and describes the operation and configuration of the board components. The product software component is detailed in the *VisualDSP++ Installation Quick Reference Card*. The manual provides guidelines for running your own code on the ADSP-21161N EZ-KIT Lite. Finally, a schematic and a bill of materials are provided as a reference for future designs.

Intended Audience

The primary audience for this manual is a programmer who is familiar with Analog Devices processors. This manual assumes that the audience has a working knowledge of the appropriate processor architecture and instruction set. Programmers who are unfamiliar with Analog Devices processors can use this manual but should supplement it with other texts (such as the *ADSP-21161 SHARC Processor Hardware Reference* and *ADSP-21160 SHARC Processor Instruction Set Reference*) that describe your target architecture.

Programmers who are unfamiliar with VisualDSP++ should refer to the VisualDSP++ online Help and the VisualDSP++ user's or getting started guides. For the locations of these documents, see [“Related Documents” on page -xviii](#).

Manual Contents

The manual consists of:

- Chapter 1, “[Using EZ-KIT Lite](#)” on page 1-1
Provides information on the EZ-KIT Lite from a programmer’s perspective and provides a simplified memory map.
- Chapter 2, “[EZ-KIT Lite Hardware Reference](#)” on page 2-1
Provides information on the hardware aspects of the evaluation system.
- Appendix A, “[Bill Of Materials](#)” on page A-1
Provides a list of components used to manufacture the EZ-KIT Lite board.
- Appendix B, “[Schematics](#)” on page B-1
Provides the resources to allow EZ-KIT Lite board-level debugging or to use as a reference design.



This appendix is not part of the online Help. The online Help viewers should go to the PDF version of the ADSP-21161N EZ-KIT Lite Evaluation System Manual located in the Docs\EZ-KIT Lite Manuals folder on the installation CD to see the schematics. Alternatively, the schematics can be found on the Analog Devices Web site, www.analog.com/processors.

What’s New in This Manual

This revision of the *ADSP-21161N EZ-KIT Lite Evaluation System Manual* provides an updated listing of related documents and updated licensing information.

Technical or Customer Support

You can reach DSP Tools Support in the following ways.

- Visit the Embedded Processing and processor products Web site at <http://www.analog.com/processors/technicalSupport>
- E-mail tools questions to dsptools.support@analog.com
- E-mail processor questions to dsp.support@analog.com
- Phone questions to **1-800-ANALOGD**
- Contact your Analog Devices, Inc. local sales office or authorized distributor
- Send questions by mail to:

Analog Devices, Inc.
One Technology Way
P.O. Box 9106
Norwood, MA 02062-9106
USA

Supported Processors

This EZ-KIT Lite evaluation system supports the Analog Devices ADSP-21161N SHARC processors.

Product Information

You can obtain product information from the Analog Devices website, from the product CD-ROM, or from the printed publications (manuals).

Analog Devices is online at www.analog.com. Our website provides information about a broad range of products—analog integrated circuits, amplifiers, converters, and digital signal processors.

MyAnalog.com

MyAnalog.com is a free feature of the Analog Devices Web site that allows customization of a Web page to display only the latest information on products you are interested in. You can also choose to receive weekly e-mail notifications containing updates to the Web pages that meet your interests. MyAnalog.com provides access to books, application notes, data sheets, code examples, and more.

Registration:

Visit www.myanalog.com to sign up. Click **Register** to use MyAnalog.com. Registration takes about five minutes and serves as means for you to select the information you want to receive.

If you are already a registered user, just log on. Your user name is your e-mail address.

Processor Product Information

For information on embedded processors and processors, visit our Web site at www.analog.com/processors, which provides access to technical publications, data sheets, application notes, product overviews, and product announcements.

Product Information

You may also obtain additional information about Analog Devices and its products in any of the following ways.

- E-mail questions or requests for information to
dsp.support@analog.com
- Fax questions or requests for information to
1-781-461-3010 (North America)
+49 (89) 76 903-557 (Europe)
- Access the FTP Web site at
[ftp ftp.analog.com](ftp://ftp.analog.com) or [ftp 137.71.23.21](ftp://137.71.23.21)
<ftp://ftp.analog.com>

Related Documents

For information on product related development software, see the following publications.

Table 1. Related Processor Publications

Title	Description
<i>ADSP-21161N DSP Data Sheet</i>	General functional description, pinout, and timing
<i>ADSP-21161 SHARC Processor Hardware Reference</i>	Description of internal processor architecture, registers, and all peripheral functions
<i>ADSP-21160 SHARC Processor Instruction Set Reference</i>	Description of all allowed processor assembly instructions

Table 2. Related VisualDSP++ Publications

Title	Description
<i>VisualDSP++ User's Guide</i>	Description of VisualDSP++ features and usage
<i>VisualDSP++ Assembler and Preprocessor Manual</i>	Description of the assembler function and commands

Table 2. Related VisualDSP++ Publications (Cont'd)

Title	Description
<i>VisualDSP++ C/C++ Compiler and Library Manual for SHARC Processors</i>	Description of the compiler function and commands for SHARC processors
<i>VisualDSP++ Linker and Utilities Manual</i>	Description of the linker function and commands
<i>VisualDSP++ Loader Manual</i>	Description of the loader function and commands

The listed documents can be found through online Help or in the `Docs` folder of your VisualDSP++ installation. Most documents are available in printed form.



If you plan to use the EZ-KIT Lite board in conjunction with a JTAG emulator, also refer to the documentation that accompanies the emulator.

All documentation is available online. Most documentation is available in printed form.

Visit the Technical Library Web site to access all processor and tools manuals and data sheets:

<http://www.analog.com/processors/resources/technicalLibrary>

Online Technical Documentation

Online documentation comprises the VisualDSP++ Help system, software tools manuals, hardware tools manuals, processor manuals, the Dinkum Abridged C++ library, and Flexible License Manager (FlexLM) network license manager software documentation. You can easily search across the entire VisualDSP++ documentation set for any topic of interest. For easy printing, supplementary .PDF files of most manuals are provided in the `Docs` folder on the VisualDSP++ installation CD.

Product Information

Each documentation file type is described as follows.

File	Description
.CHM	Help system files and manuals in Help format
.HTM or .HTML	Dinkum Abridged C++ library and FlexLM network license manager software documentation. Viewing and printing the .HTML files requires a browser, such as Internet Explorer 4.0 (or higher).
.PDF	VisualDSP++ and processor manuals in Portable Documentation Format (PDF). Viewing and printing the .PDF files requires a PDF reader, such as Adobe Acrobat Reader (4.0 or higher).

If documentation is not installed on your system as part of the software installation, you can add it from the VisualDSP++ CD at any time by running the Tools installation. Access the online documentation from the VisualDSP++ environment, Windows[®] Explorer, or the Analog Devices Web site.

Accessing Documentation From VisualDSP++

To view VisualDSP++ Help, click on the **Help** menu item or go to the Windows task bar and navigate to the VisualDSP++ documentation via the **Start** menu.

To view ADSP-21161N EZ-KIT Lite Help, which is part of the VisualDSP++ Help system, use the **Contents** or **Search** tab of the Help window.

Accessing Documentation From Windows

In addition to any shortcuts you may have constructed, there are many ways to open VisualDSP++ online Help or the supplementary documentation from Windows.

Help system files (.CHM) are located in the `Help` folder, and .PDF files are located in the `Docs` folder of your VisualDSP++ installation CD-ROM. The `Docs` folder also contains the Dinkum Abridged C++ library and the FlexLM network license manager software documentation.

Your software installation kit includes online Help as part of the Windows® interface. These help files provide information about VisualDSP++ and the ADSP-21161N EZ-KIT Lite evaluation system.

Accessing Documentation From Web

Download manuals at the following Web site:

<http://www.analog.com/processors/resources/technicalLibrary/manuals>.

Select a processor family and book title. Download archive (.ZIP) files, one for each manual. Use any archive management software, such as WinZip, to decompress downloaded files.

Printed Manuals

For general questions regarding literature ordering, call the Literature Center at 1-800-ANALOGD (1-800-262-5643) and follow the prompts.

VisualDSP++ Documentation Set

To purchase VisualDSP++ manuals, call 1-603-883-2430. The manuals may be purchased only as a kit.

If you do not have an account with Analog Devices, you are referred to Analog Devices distributors. For information on our distributors, log onto <http://www.analog.com/salesdir/continent.asp>.

Notation Conventions

Hardware Tools Manuals

To purchase EZ-KIT Lite and In-Circuit Emulator (ICE) manuals, call 1-603-883-2430. The manuals may be ordered by title or by product number located on the back cover of each manual.

Processor Manuals

Hardware reference and instruction set reference manuals may be ordered through the Literature Center at 1-800-ANALOGD (1-800-262-5643), or downloaded from the Analog Devices Web site. Manuals may be ordered by title or by product number located on the back cover of each manual.

Data Sheets

All data sheets (preliminary and production) may be downloaded from the Analog Devices Web site. Only production (final) data sheets (Rev. 0, A, B, C, and so on) can be obtained from the Literature Center at 1-800-ANALOGD (1-800-262-5643); they also can be downloaded from the Web site.

To have a data sheet faxed to you, call the Analog Devices Faxback System at 1-800-446-6212. Follow the prompts and a list of data sheet code numbers will be faxed to you. If the data sheet you want is not listed, check for it on the Web site.

Notation Conventions

Text conventions used in this manual are identified and described as follows.



Additional conventions, which apply only to specific chapters, may appear throughout this document.

Example	Description
Close command (File menu)	Titles in reference sections indicate the location of an item within the VisualDSP++ environment's menu system (for example, the Close command appears on the File menu).
{this that}	Alternative required items in syntax descriptions appear within curly brackets and separated by vertical bars; read the example as <i>this</i> or <i>that</i> . One or the other is required.
[this that]	Optional items in syntax descriptions appear within brackets and separated by vertical bars; read the example as an optional <i>this</i> or <i>that</i> .
[this,...]	Optional item lists in syntax descriptions appear within brackets delimited by commas and terminated with an ellipse; read the example as an optional comma-separated list of <i>this</i> .
.SECTION	Commands, directives, keywords, and feature names are in text with letter gothic font.
<i>filename</i>	Non-keyword placeholders appear in text with italic style format.
	Note: For correct operation, ... A Note provides supplementary information on a related topic. In the online version of this book, the word Note appears instead of this symbol.
	Caution: Incorrect device operation may result if ... Caution: Device damage may result if ... A Caution identifies conditions or inappropriate usage of the product that could lead to undesirable results or product damage. In the online version of this book, the word Caution appears instead of this symbol.
	Warning: Injury to device users may result if ... A Warning identifies conditions or inappropriate usage of the product that could lead to conditions that are potentially hazardous for the devices users. In the online version of this book, the word Warning appears instead of this symbol.

Notation Conventions

1 USING EZ-KIT LITE

This chapter provides specific information to assist you with development of programs for the ADSP-21161N EZ-KIT Lite evaluation system.

The information appears in the following sections.

- [“Package Contents” on page 1-2](#)
Lists the items contained in the ADSP-21161N EZ-KIT Lite package.
- [“Default Configuration” on page 1-3](#)
Shows the default configuration of the ADSP-21161N EZ-KIT Lite.
- [“Installation and Session Startup” on page 1-5](#)
Instructs how to start a new or open an existing ADSP-21161NEZ-KIT Lite session using VisualDSP++.
- [“Evaluation License Restrictions” on page 1-6](#)
Describes the restrictions of the VisualDSP++ license shipped with the EZ-KIT Lite.
- [“Memory Map” on page 1-6](#)
Defines the ADSP-21161N EZ-KIT Lite’s memory map.
- [“SDRAM Memory” on page 1-6](#)
Defines the register values to configure the on-board SDRAM.
- [“FLAG Pins” on page 1-9](#)
Describes the board’s FLAG pins.

Package Contents

- [“Interrupt Pins” on page 1-10](#)
Describes the board’s interrupt pins.
- [“Audio Interface” on page 1-10](#)
Describes the board’s audio interface.
- [“Example Programs” on page 1-12](#)
Provides information about example programs included in the ADSP-21161N EZ-KIT Lite.
- [“Flash Programmer Utility” on page 1-12](#)
Provides information on the Flash Programmer utility included with the EZ-KIT Lite software.
- [“VisualDSP++ Interface” on page 1-13](#)
Describes the boot loading, target options, and other facilities of the EZ-KIT Lite system.

For detailed information on how to program the ADSP-21161N SHARC processor, refer to the documents referenced in [“Related Documents”](#).

Package Contents

Your ADSP-21161N EZ-KIT Lite evaluation system package contains the following items.

- ADSP-21161N EZ-KIT Lite board
- *VisualDSP++ Installation Quick Reference Card*

- CD containing:
 - ✓ VisualDSP++ software
 - ✓ ADSP-21161N EZ-KIT Lite debug software
 - ✓ USB driver files
 - ✓ Example programs
 - ✓ *ADSP-21161N EZ-KIT Lite Evaluation System Manual* (this document)
- Universal 7V DC power supply
- USB 2.0 cable
- Registration card (please fill out and return)

If any item is missing, contact the vendor where you purchased your EZ-KIT Lite or contact Analog Devices, Inc.

Default Configuration

The EZ-KIT Lite evaluation system contains ESD (electrostatic discharge) sensitive devices. Electrostatic charges readily accumulate on the human body and equipment and can discharge without detection. Permanent damage may occur on devices subjected to high-energy discharges. Proper ESD precautions are recommended to avoid performance degradation or loss of functionality. Store unused EZ-KIT Lite boards in the protective shipping package.



The ADSP-21161N EZ-KIT Lite board is designed to run outside your personal computer as a stand-alone unit. You do not have to open your computer case.

Default Configuration

When removing the EZ-KIT Lite board from the package, handle the board carefully to avoid the discharge of static electricity, which may damage some components. [Figure 1-1](#) shows the default jumper settings, DIP switch, connector locations, and LEDs used in installation. Confirm that your board is set up in the default configuration before using the board.




Figure 1-1. EZ-KIT Lite Hardware Setup

Installation and Session Startup



For correct operation, install the software and hardware in the order presented in the *VisualDSP++ Installation Quick Reference Card*.

1. Verify that the yellow USB monitor LED (LED10, located near the USB connector) is lit. This signifies that the board is communicating properly with the host PC and is ready to run VisualDSP++.
2. From the **Start** menu, navigate to the VisualDSP++ environment via the **Programs** menu.
If you are running VisualDSP++ for the first time, the **New Session** dialog box appears on the screen (skip the rest of the procedure and go to step 3).
If you have run VisualDSP++ previously, the last opened session appears on the screen.
To switch to another session, via the **Session List** dialog box, hold down the **Ctrl** key while starting VisualDSP++ (go to step 5).
3. In **Debug target**, select **EZ-KIT Lite (ADSP-21xxx)**.
In **Platform**, select **ADSP-21xxx EZ-KIT Lite**.
In **Processor**, choose the appropriate processor, **ADSP-21161**.
In **Session name**, type a new name or accept the default.
4. Click **OK** to return to the **Session List**.
5. Highlight the session and click **Activate**.

Evaluation License Restrictions

The ADSP-21161N EZ-KIT Lite installation is part of the VisualDSP++ installation. The EZ-KIT Lite is a licensed product that offers an unrestricted evaluation license for the first 90 days. Once the initial unrestricted 90-day evaluation license expires:

- VisualDSP++ allows a connection to the ADSP-21161N EZ-KIT Lite via the USB Debug Agent interface only. Connections to simulators and emulation products are no longer allowed.
- The linker restricts a users program to 5K words of internal memory for code space with no restrictions for data space.

Refer to the *VisualDSP++ Installation Quick Reference Card* for details.

Memory Map

The ADSP-21161N processors includes 1 Mbit of internal SRAM for program storage or data storage. The configuration of internal SRAM is detailed in the *ADSP-21161 SHARC Processor Hardware Reference*.

The ADSP-21161N EZ-KIT Lite board contains 512K x 8-bits of external flash memory. The flash memory is connected to the processors's $\sim MS1$ and $\sim BMS$ memory select pins. The flash memory can be accessed in either the boot memory space or the external memory space. The external memory interface also connects to 1M x 48-bit SDRAM memory. The flash memory connects to the $\sim MS0$ pin.

SDRAM Memory

To use the SDRAM memory, set the two SDRAM control registers to the values shown in [Listing 1-1](#).

Table 1-1. EZ-KIT Lite Evaluation Board Memory Map

	Start Address	End Address	Content
Internal Memory	0x0000 0000	0x0001 FFFF	IOP Registers (Internal)
	0x0002 0000	0x0002 1FFF	Block 0 Long Word Addressing
	0x0002 8000	0x0002 9FFF	Block 1 Long Word Addressing
	0x0004 0000	0x0004 3FFF	Block 0 Normal Word Addressing
	0x0005 0000	0x0005 3FFF	Block 1 Normal Word Addressing
	0x0008 0000	0x0008 7FFF	Block 0 Short Word Addressing
	0x000A 0000	0x000A 7FFF	Block 1 Short Word Addressing
	0x0010 0000	0x001F FFFF	Multi-processor Memory Space
External Memory	0x0020 0000	0x002F FFFF	External Memory Space Bank 0 (SDRAM)
	0x0400 0000	0x047F FFFF	External Memory Space Bank 1 (FLASH)
	0x0800 0000	0x0BFF FFFF	External Memory Space Bank 2
	0x0C00 0000	0x0FFF FFFF	External Memory Space Bank 3

Listing 1-1. ADSP-21161N EZ-KIT Lite – SDRAM Settings

```

/* SDRAM Controller Setup for the ADSP-21161N EZ-KIT Lite */
/* Assumes SDRAM part# Micron MT48LC16M16A1-7SE (1Mx16-bit,
2 banks) */
/* Default Factory Hardware settings (rev2.3) */
/* LK_CFG[1:0]= 10,~CLDBL=1 */
/* CLKIN=25 MHz, => CCLK=100 MHz */
/* 3 SDRAMs by 16 bits wide total = 3x(1Mx16-bit) = 1M x 48-bit */
/* Mapped to MS0 addresses 0x00200000-0x002fffff */
/* Estimated SDCLK 50 MHz => SDCKR=0 */
/* Settings must be double counted for SDCKR-bit=0, except CAS
Latency) */
/* 50 MHz min @ CL=2 -> SDCL=2 [CAS Latency] */
/* tRAS=42ns min -> SDTRAS=5*2=10 [precharge delay] */

```

SDRAM Memory

```
/* tRP=21ns min      -> SDTRP=3*2=6   [active delay]      */
/* tRCD=20ns min     -> SDTRCD=2*2=4   [CAS-to-RAS delay] */
/* tREF=64ms/4K rows ->                                     */
/* -> SDRDIV= (100MHz*64ms/4096) - 13 = 1549 = 0x60D cycles */

/* Note: If you change any clock, you have to change all settings
for best performance */

init_21161_SDRAM_controller:
ustat1=dm(WAIT);
bit clr ustat1 0x000FFFFF; /* clear MS0 wait state count */
dm(WAIT)=ustat1;
ustat1=0x60D;              /* refresh rate */
dm(SDRDIV)=ustat1;
ustat1=0x040146A2;         /* mask in SDRAM settings */
dm(SDCTL)=ustat1;
init_21161_SDRAM_controller.end:
rts;
```

When you are in a VisualDSP++ session connected to the ADSP-21161N EZ-KIT Lite board, the SDRAM registers are configured automatically through the debugger each time the processor is reset. Clearing the **Auto configure external memory** check box on the **Target Options** dialog box, which is accessible through the **Settings** pull-down menu, disables this feature. For more information see [“Target Options” on page 1-13](#).

FLAG Pins

The ADSP-21161N holds 12 asynchronous FLAG IO pins. Ten of these pins (FLAG0-9) are available for interaction with the running program.

After the processor is reset, the FLAGS are configured as inputs. The directions of the FLAGS are configured though the `MODE2` register and are set and read though the `FLAG` registers. The FLAG registers are summarized in [Table 1-2](#). For more information on FLAGS, refer to the *ADSP-21161 SHARC Processor Hardware Reference*.

Table 1-2. FLAG Pin Summary

FLAG ¹	Connects To	Description
FLAG0	SW1/AD1836_SPI_SELECT	FLAG0 connects to push button SW1 for user input and to the SPI select pin on the AD1836 audio codec.
FLAG1	SW2/AD1852_SPI_SELECT	FLAG1 connects to push button SW2 for user input and to the SPI select pin on the AD1852 auxiliary DAC.
FLAG2	SW3	FLAG2 connects to push button SW3 for user input.
FLAG3	SW4	FLAG3 connects to push button SW4 for user input.
FLAG4-FLAG9	LED2-LED7	FLAG4-9 connect to LEDs on the EZ-KIT Lite board and are for user output.
FLAG10 and FLAG11	Not connected	Not available

¹ FLAG0-FLAG3 are available on connector P10.

Interrupt Pins

The ADSP-21161N holds three interrupt pins (IRQ0-2) that let you interact with the running program. Each of the three external interrupts is directly accessible through the push button switches SW5-7 on the EZ-KIT Lite board. Interrupt pins are summarized in [Table 1-3](#). For more information, refer to the *ADSP-21161 SHARC Processor Hardware Reference*.

Table 1-3. Interrupt Pin Summary

Interrupt ¹	Connects To	Description
IRQ0	SW5	IRQ0-2 connect to the push buttons and supply feedback for program execution. For instance, you can write your code to trigger a FLAG when a routine is complete.
IRQ1	SW6	
IRQ2	SW7	

1 IRQ0-3 are available on connector P10.

Audio Interface

The audio interface consists of the AD1836 audio codec, the AD1852 auxiliary DAC and the CS8414 SPDIF receiver. SPORT0 and SPORT2 connect to the audio devices and provide 3 channels of stereo input (1 channel digital, 2 channels analog) and 4 channels of stereo output.

Analog audio input is facilitated by a 3.5 mm stereo jack (P7) and four RCA mono jacks (P6). One of the AD1836 stereo input channels is dedicated to two of the RCA mono jacks. The other stereo input channels can either be supplied by the 3.5 mm stereo jack or the other two RCA mono jacks. JP11 determines which jack is used for audio input. Digital audio input can be provided on either a single RCA mono jack (P5) or an optical input connector (P4). JP2 determines the source. Three of the stereo out-

put channels come from the AD1836, while the final channel is from the AD1852. See [“Audio Connectors \(P4–8, P17\)” on page 2-18](#) for more information about the connectors.

The AD1836 multi-channel codec features six digital-to-analog converters (DACs) and four analog-to-digital converters (ADCs) and supports multiple digital stereo channels with 24-bit conversion resolution and a 96 kHz sample rate. The AD1836 features a 108 dB dynamic range for each of its six DACs and a 104 dB dynamic range for its four ADCs. The AD1836 is configured through its SPI port. The ADSP-21161N processor is capable of accessing the AD1836’s SPI port through the SPI port as well as through `SPORT1`. For more information, see [“AD1836 Control Selection Jumper \(JP23\)” on page 2-12](#).

The AD1852 is a complete 18/20/24-bit single-chip stereo digital audio playback system. It is comprised of a multibit sigma-delta modulator, digital interpolation filters, and analog output drive circuitry. Other features include an on-chip stereo attenuator and mute, programmed through an SPI-compatible serial control port. The AD1852 is fully compatible with all known DVD formats, including 192 kHz and 96 kHz sample frequencies and 24 bits. It also is backwards compatible by supporting 50/15µs digital de-emphasis intended for “redbook” Compact Discs, as well as de-emphasis at 32 kHz and 48 kHz sample rate.

The CS8414 is a monolithic CMOS device that receives and decodes audio data up to 96 kHz, according to the AES/EBU, IEC958, S/PDIF, and EIAJ CP340/1201 interface standards. The CS8414 receives data from a transmission line, recovers the clock and synchronization signals, and de-multiplexes the audio and digital data. The CS8414 is setup to operate in Two-Wire Interface (TWI) compatible mode.

The `Microphone` and `Line-In` jacks connect to the left and right `ADC1` channel on the AD1836, depending on the setting of jumpers. See [“MIC Gain Selection Jumpers \(JP9–10\)” on page 2-8](#) and [“ADC1 Input Selection Jumper \(JP11\)” on page 2-9](#) for more information. Two RCA jacks

Example Programs

connect to `ADC2` on the AD1836. This input is configured through the input mode selection jumpers, See “[ADC2 Input Mode Selection Jumpers \(JP7–8\)](#)” on page 2-8 for more information.

The `Line-Out` jacks connect to the left and right DAC outputs of the AD1836 and AD1852.

The CS8414 includes an error flag (`VERF`) to indicate that the audio output may not be valid. This signal connects to a LED (`LED9`) on the board. This signal may also be used by interpolation filters to provide error correction.

Example Programs

Example programs are provided with the ADSP-21161N EZ-KIT Lite to demonstrate various capabilities of the evaluation board. These programs are installed with the EZ-KIT Lite software and can be found in the `\...\211xx\EZ-KITs\ADSP-21161N\Examples` subdirectory of the VisualDSP++ installation directory. Please refer to the readme file provided with each example for more information.

Flash Programmer Utility

The ADSP-21161N EZ-KIT Lite evaluation system includes a Flash Programmer utility. The utility allows you to program the flash memory on the EZ-KIT Lite. The Flash Programmer is installed with VisualDSP++. Once the utility is installed, it is accessible from the **Tools** pull-down menu.

For more information on the Flash Programmer utility, go to online Help.

VisualDSP++ Interface

This section provides information about the following parts of the VisualDSP++ graphical user interface:

- [“Boot Load” on page 1-13](#)
- [“Target Options” on page 1-13](#)
- [“Core Hang Conditions” on page 1-15](#)
- [“Restricted Software Breakpoints” on page 1-16](#)

Boot Load

Choosing **Boot Load** from the **Settings** menu runs the processor and performs a hard reset on the board. This command saves you from having to shut down VisualDSP++, reset the EZ-KIT Lite board, and bring up VisualDSP++ again when you want to perform a hard reset.

Use this feature when loading debug boot code from an external part or when you want to put the device into a known state.

Target Options

Choosing **Target Options** from the **Settings** menu opens the **Target Options** dialog box ([Figure 1-2](#)). Use target options to control certain aspects of the processor on the ADSP-21161N EZ-KIT Lite evaluation system.

While Target is Halted and On Emulator Exit Options

This target option controls the processor’s behavior when VisualDSP++ relinquishes processor control (for example, when exiting VisualDSP++). The options are detailed in [Table 1-4](#) and [Table 1-5](#).




Figure 1-2. Target Options Dialog Box

Table 1-4. While Target is Halted Options

Option	Description
Stop I/O DMA	Stops IO DMAs in emulator space. This option disables DMA requests when the emulator has control of the processor. Data in the EP, LINK, or SPORT DMA buffers are held there unless the internal DMA request was already granted. This option holds off incoming data and ceases outgoing data. Because SPORT-receive data cannot be held off, it is lost, and the overrun bit is set. The direct write buffer (internal memory write) and the EP pad buffer are allowed to flush any remaining data to internal memory.

Table 1-5. On Emulator Exit Options

Option	Description
On Emulator Exit	Determines the state the processor is left in when the emulator relinquishes control of the processor: Reset DSP and Run causes the processor to reset and begin execution from its reset vector location. Run from current PC causes the processor to begin running from its current location.

Other Options

Table 1-6 describes other available target options.

Table 1-6. Other Target Options

Option	Description
Verify all writes to target memory	Validates all memory writes to the processor. After each write, a read is performed and the values are checked for a matching condition. Enable this option during initial program development to locate and fix initial build problems (such as attempting to load data into non-existent memory). Clear this option to increase performance while loading executable files since VisualDSP++ does not perform the extra reads that are required to verify each write.
Reset cycle counters on run	Resets the cycle count registers to zero before a Run command is issued. Select this option to count the number of cycles executed between breakpoints in a program.
Auto configure external memory	Enables the automatic configuration of the SDRAM registers (done through the debugger).

Core Hang Conditions

Certain peripheral devices, such as host ports, DMA, and link ports, can hold off the execution of processor instructions. This is known as a hung condition and commonly occurs when reading from an empty port or writing to a full port. If an attempt to halt the processor is made during one of these conditions, the EZ-KIT Lite may encounter a core hang.

Normally, a core hang can be cleared by the board using a special clear/abort bit. However, there are cases in which it is desirable or possible not to clear the core hang. Sometimes it is desirable to wait for the core hang to clear itself, such as when waiting for a host processor to read or write data. In other cases, it is not possible to clear the core hang, and a processor reset must occur to continue the debugging session.

Table 1-7 describes the EZ-KIT Lite's core hang operations.

Table 1-7. Core Hang Operations

Option	Description
Abort	Abort the hung operation. This causes the offending instruction to be aborted in the pipeline.
Retry	Allows you to remedy the hung operation. For example, if a host processor is holding off the processor, you can cause the host to clear the hung condition.
Ignore	Performs a software reset on the target board.
Clear	Aborts the hung operation. This causes the offending instruction to be aborted in the pipeline.
Acknowledge	Allows you to remedy the hung operation. For example, if a host processor is holding off the processor, you can cause the host to clear the hung condition.
Reset	Performs a software reset on the target board.

Restricted Software Breakpoints

The EZ-KIT Lite development system restricts breakpoint placement when certain conditions are met. That is, under some conditions, breakpoints cannot be placed effectively. Such conditions depend on bus architecture, pipeline depth, and ordering of the EZ-KIT Lite and its target processor.

2 EZ-KIT LITE HARDWARE REFERENCE

This chapter describes the hardware design of the ADSP-21161N EZ-KIT Lite board. The following topics are covered.

- [“System Architecture” on page 2-2](#)
Describes the configuration of the ADSP-21161N EZ-KIT Lite board and explains how the board components interface with the processor.
- [“Jumper Settings” on page 2-5](#)
Shows the location and describes the function of the on-board jumpers.
- [“LEDs and Push Buttons” on page 2-13](#)
Shows the location and describes the function of the LEDs and push buttons.
- [“Connectors” on page 2-16](#)
Shows the location and gives the part number for the on-board connectors. Also, the manufacturer and part number information is given for the mating parts.
- [“Specifications” on page 2-21](#)
Provides the board’s measurements and power supply specifications.

which the core operates is determined by the location of the clock mode jumper (JP21) as described [on page 2-11](#). By default, the processor core runs at 100 MHz.

External Port

The External Port (EP) of the processor connects to a 512K x 8-bit flash memory. The flash memory connects to the boot memory select (~BMS) pin and the memory select 1 (~MS1) pin. The connection allows the flash memory to be used to boot the processor as well as to store information during normal operation.

The external memory interface also connects to 1M x 48-bit SDRAM memory. The SDRAM memory connects to the memory select 0 (~MS0) pin. Refer to “[SDRAM Disable Jumper \(JP1\)](#)” [on page 2-5](#) for information on how to configure the width of the SDRAM. Refer to “[SDRAM Memory](#)” [on page 1-6](#) for a summary of the processor’s memory map.

Some of the address, data, and control signals are available externally via two off-board connectors. The EP connectors’ pinout (P9 and P10) can be found in [Appendix B, “Schematics”](#).

Host Processor Interface (HPI)

The Host Port Interface (HPI) signals are brought to an unpopulated off-board connector (P9). This allows the HPI to interface with a user application. The pinout of the host port connector can be found in [Appendix B, “Schematics”](#).

SPORT Audio Interface

SPORT0 and SPORT2 are connected to the AD1836 codec (U10). A 3.5 mm stereo jack and four RCA mono jacks facilitate an audio input, while a 3.5 mm stereo jack and eight RCA mono jacks facilitate an audio output.

System Architecture

The codec contains two input channels. One channel connects to a 3.5 mm stereo jack and two RCA jacks. The 3.5 mm stereo jack connects to a microphone. The two RCA jacks can connect to a `LINE-OUT` from an audio device. You can supply an audio input to the codec microphone input channel (`MIC1`) or to the `LINE_IN` input channel. The jumper settings of `JP11` determine whether the `LINE_IN` channel of the codec is driven by the `P6` connector or by the `P7` connector.

SPI Audio Interface

The SPI port is connected to the AD1836 and AD1852. The SPI port is used for writing and reading the control registers of the audio devices.

Breadboard Area

Use the breadboard area to add external circuitry to:

- All board voltages and grounds
- Package footprints:
 - ✓ 1x SOIC16
 - ✓ 1x SOIC20
 - ✓ 4x SOT23-6
 - ✓ 1x PSOP44
 - ✓ 2x SOT23
 - ✓ 27x 0805



Analog Devices does not support and is not responsible for the effects of additional circuitry.

JTAG Emulation Port

The JTAG emulation port allows an emulator to access the processor's internal and external memory, as well as the special function registers, through a 14-pin header.

For a detailed description of the interface's connectors, see EE-68 published on the Analog Devices website. For more information, see [“JTAG Connector \(P12\)” on page 2-19](#). For more information about available emulators, contact Analog Devices (see [“Product Information”](#)).

Jumper Settings

This section describes the function of all the jumpers. [Figure 2-2](#) shows the locations of all the jumpers.

SDRAM Disable Jumper (JP1)

The JP1 jumper is used to enable or disable the third SDRAM device. When the jumper is installed, the ADSP-21161N can access the SDRAM as 48-bit-wide external memory.

The upper 16 bits of data are multiplexed with the Link Ports and the external data bus; therefore, when the jumper is installed, the Link Ports are not available. To use the Link Ports, the JP1 jumper must be removed.

SPDIF Selection Jumper (JP2)

The JP2 jumper is used select the SPDIF input to the CS8414 digital audio receiver. When the jumper is configured for an optical connection, the TOSLINK optical input connector (P4) should be used. When the jumper is configured for a coax connection, the RCA input connector (P5) should be used.

Jumper Settings




Figure 2-2. Jumper Locations

MCLK Selection Jumper (JP3)

The JP3 jumper is used to select the MCLK source for the AD1836 and AD1852.

Table 2-1. SPDIF Modes

Jumper Location	Mode
1 and 2	Optical (factory default)
2 and 3	Coax

Table 2-2. MCLK Selection

Jumper Location	MCLK Source
1 and 2	Audio Oscillator (12.288 MHz) (factory default)
2 and 3	Derived clock from SPDIF Stream

FLAG0 Enable Jumper (JP4)

In standard configuration, FLAG0 is connected to the AD1836 and used as a select for the SPI port. This jumper should be removed to use the push button switch or the signal on the expansion connector (P10). Once the jumper is removed, the SPI can no longer communicate with the AD1836.

FLAG1 Enable Jumper (JP5)

In standard configuration, FLAG1 is connected to the AD1852 and used as a select for the SPI port. The JP5 jumper should be removed to use the push button switch or the signal on the expansion connector (P10). Once the jumper is removed, the SPI can no longer communicate with the AD1852.

Sample Frequency Jumper (JP6)

The JP6 jumper is used to select the sample frequency for the AD1852 device. [Table 2-3](#) shows the valid frequency modes.

Jumper Settings

Table 2-3. Sample Frequencies

Jumper Location	Sample Frequency
None installed	Not allowed
3 and 4	192 kHz (2x Interpolator)
1 and 2	96 kHz (4x Interpolator)
1 and 2, 3 and 4	48 kHz (8x Interpolator) (factory default)

ADC2 Input Mode Selection Jumpers (JP7–8)

The JP7 and JP8 jumpers control the input mode to ADC2 on the AD1836 (see [Table 2-4](#)). In high-performance mode, the signal is routed straight in to the ADC. In PGA mode, the signal goes through a multiplexer and a programmable gain amplifier inside of the codec.

Table 2-4. ADC Input Mode

Jumper Location	Input Mode
3 and 5, 4 and 6	PGA (factory default)
1 and 3, 2 and 4	High Performance

MIC Gain Selection Jumpers (JP9–10)

The JP9 and JP10 jumpers are used to select the pre-amp gain for the microphone circuit (see [Table 2-5](#)). The gain for the left and right channel should be configured the same.

Table 2-5. MIC Pre Amp Gain

Jumper Position	Gain
Not Installed	0 dB

Table 2-5. MIC Pre Amp Gain (Cont'd)



Jumper Position	Gain
1 and 2	20 dB
2 and 3	40 dB (factory default)

ADC1 Input Selection Jumper (JP11)

The JP11 jumper is used to select the input source for ADC2. If the input source for ADC2 is `LINE_IN`, then the RCA connector P6 should be used. If the input source for ADC2 is a microphone, then the mini stereo plug P7 should be used. If a microphone is used, the gain of the circuit may be increased, as described in [“MIC Gain Selection Jumpers \(JP9–10\)” on page 2-8](#).

When the JP11 jumpers are between pins 1 and 3 and between pins 2 and 4, the connection is to P7. When the jumpers are between pins 3 and 5 and between pins 4 and 6, the connection is to P6. The jumper settings are illustrated in [Table 2-6](#). (The words `MIC` and `LINE` are on the board as a reference.)

Table 2-6. Audio Input Jumper Settings

Microphone Input	Stereo <code>LINE_IN</code> (Default)
 JP11	 JP11

Processor ID Jumper (JP19)

The JP19 jumper is used to select a different ID for the processor. During typical operation of the EZ-KIT Lite board, there is only a single processor in the system. The jumper should be set to the single processor setting. When a second processor is attached to the board though the link port, these jumpers should be changed to configure one board for processor 1 and the other board for processor 2. System configuration options are shown in [Table 2-7](#).

Table 2-7. Processor ID Modes

Jumper Position	Description
1 and 2, 3 and 4, 5 and 6	Single processor (default)
3 and 4, 5 and 6	Processor 1
1 and 2, 5 and 6	Processor 2
Other	Invalid

Boot Mode Selection Jumper (JP20)

The JP20 jumper determines how the ADSP-21161N processor boots. [Table 2-8](#) shows the jumper setting for the processor boot modes.

Table 2-8. Boot Mode Select Jumper (JP20) Settings

EBOOT Pins 1 & 2	LBOOT Pins 3 & 4	BMS Pins 5 & 6	Processor Boot Mode
Not installed	Installed	Not installed (output)	EPROM BOOT (default)
Installed	Installed	Not installed (input)	Host Processor Boot
Installed	Not installed	Installed (input)	Serial Boot via SPI

Table 2-8. Boot Mode Select Jumper (JP20) Settings (Cont'd)

EBOOT Pins 1 & 2	LBOOT Pins 3 & 4	BMS Pins 5 & 6	Processor Boot Mode
Installed	Not installed	Not installed (input)	Link Port Boot
Installed	Installed	Installed (input)	No Boot
Not installed	Not installed	Installed (input)	Reserved

Clock Mode Selection Jumper (JP21)

The JP21 jumper controls the speed for the core and external port of the ADSP-21161N processor. The frequency supplied to CLKIN of the processor may be changed by removing the 25 MHz oscillator (U24) that is shipped with the board and replacing it with a different oscillator or crystal (Y2). A clock mode and frequency should be selected so that the minimum and maximum specs of the ADSP-21161N processor are not exceeded. For more information on clock modes, see the *ADSP-21161 SHARC Processor Hardware Reference*. [Table 2-9](#) shows the jumper setting for the clock modes.

Table 2-9. Clock Mode Selections

CLKDBL Pins 1 & 2	CLK_CFG1 Pins 3 & 4	CLK_CFG0 Pins 5 & 6	Core Clock Ratio	External Port Clock Ratio
Not installed	Installed	Installed	2:1	1x
Not installed	Installed	Not installed	3:1	1x
Not installed	Not installed	Installed	4:1	1x (default)
Installed	Installed	Installed	4:1	2x
Installed	Installed	Not installed	6:1	2x
Installed	Not installed	Installed	8:1	2x

Jumper Settings

~BMS Enable Jumper (JP22)

The JP22 jumper is used to control the routing of the Boot Memory Select (~BMS) signal. When the jumper is installed, the ~BMS signal is routed to the flash memory interface and can be used for reading, writing, and booting. The jumper should be installed when using EPROM boot mode. The jumper should be removed when using the serial boot or no-boot mode. If the jumper remains “ON” in serial boot or no-boot modes, the ~BMS signal is grounded, and the flash memory is selected.

AD1836 Control Selection Jumper (JP23)

The AD1836 control registers are programmed through an SPI port. The SPI port can be configured to be connected to the processor’s SPI port or SPORT1. When the jumper is installed at JP23, the AD1836 SPI port is connected to SPORT1 of the processor. When the jumper is removed, the AD1836 SPI port connects to the processor’s SPI port. By default, the jumper is installed.

SW1 Enable Jumper (JP26)

The SW1 push button is attached though a driver to FLAG0 of the processor. To disconnect the driver from FLAG0 (for example, to use FLAG1 as an output), remove JP26.

SW2 Enable Jumper (JP27)

The SW2 push button is attached though a driver to FLAG1 of the processor. To disconnect the driver from (for example, to use FLAG1 as an output), remove JP27.

LEDs and Push Buttons

This section describes the functionality of the LEDs and push buttons.

Figure 2-3 shows the locations of the LEDs and push buttons.




Figure 2-3. LED and Push Button Locations

Reset LEDs (LED1 and LED8)

When LED1 is lit, the master reset of all the major ICs is active.

When LED8 is lit, the ADSP-21161N processor (U1) is being reset. The USB interface resets the processor during USB communication initialization.

FLAG LEDs (LED2–7)

The FLAG LEDs connect to the processor’s flag pins (FLAG4–9). The LEDs are active HIGH and are lit by an output of “1” from the processor. Refer to “LEDs and Push Buttons” on page 2-13 for more information on how to use the programmable flags to program the processor. Table 2-10 shows the FLAG signals and the corresponding LEDs.

Table 2-10. FLAG LEDs

FLAG Pin	LED Reference Designator
FLAG4	LED7
FLAG5	LED6
FLAG6	LED5
FLAG7	LED4
FLAG8	LED3
FLAG9	LED2

VERF LED (LED9)

The VERF LED indicates that there is a possible error in the audio stream of the CS8414 digital receiver. The error may occur when digital audio cables disconnect from the optical or coaxial SPDIF connectors.

USB Monitor LED (LED10)

The USB monitor LED (LED10) indicates that USB communication has been initialized successfully, and you may connect to the processor using a VisualDSP++ EZ-KIT Lite session. If the LED does not light, try cycling power on the board and/or reinstalling the USB driver (see the *VisualDSP++ Installation Quick Reference Card*).



When VisualDSP++ is actively communicating with the EZ-KIT Lite target board, the LED can flicker, indicating communications handshake.

Power LED (LED11)

When LED11 is lit (green), it indicates that power is being properly supplied to the board.

Programmable FLAG Push Buttons (SW1–4)

Four push buttons (SW1–4) are provided for general-purpose user input. The push buttons connect to the processor's FLAG pins. The push buttons are active “HIGH” and, when pressed, send a High (1) to the processor. Refer to “[FLAG Pins](#)” on [page 1-9](#) for more information. The push button reference designators and corresponding FLAGS are summarized in [Table 2-11](#).

Table 2-11. FLAG Switches

FLAG Pin	Push Button Reference Designator	FLAG Pin	Push Button Reference Designator
FLAG0	SW1	FLAG2	SW3
FLAG1	SW2	FLAG3	SW4

Interrupt Push Buttons (SW5–7)

Three push buttons are provided for general-purpose user interrupts. SW5–SW7 connect to the processor’s programmable FLAG pins. The push buttons are active “HIGH” and, when pressed, send a High (1) to the processor. Refer to “FLAG Pins” on page 1-9 for more information. The push button reference designators and corresponding interrupt signals are summarized in Table 2-12.

Table 2-12. Interrupt Switches

Interrupt Signal	Push Button Reference Designator
IRQ0	SW5
IRQ1	SW6
IRQ2	SW7

Board Reset Push Button (SW8)

The RESET push button (SW8) resets all of the ICs on the board. During reset, the USB interface is automatically reinitialized.

 Pressing the RESET push button (SW8) while VisualDSP++ is running disrupts communication and causes errors in the current debug session. VisualDSP++ must be closed and re-opened.

Connectors

This section describes the connector functionality and provides information about mating connectors. Figure 2-4 shows the connector locations.

USB Connector (P2)

The USB connector (P2) is a standard Type B USB receptacle.




Figure 2-4. Connector Locations

Part Description	Manufacturer	Part Number
Type B USB receptacle	Mill-Max	897-30-004-90-000
	Digi-Key	ED90003-ND
Mating Connector (provided with the EZ-KIT Lite)		
USB cable	Assmann	AK672-5
	Digi-Key	AK672-5ND

Connectors

Audio Connectors (P4–8, P17)

There are two 3.5 mm stereo audio jacks, 13 RCA jacks, and one optical connector.

Part Description	Manufacturer	Part Number
3.5 mm stereo jack (P7 and P17)	Shogyo	SJ-0359AM-5
RCA Jacks (P6)	SWITCHCRAFT	PJRS2X2S01
RCA Jacks (P8)	SWITCHCRAFT	PJRS4X2U01
TORX (P4)	TOSHIBA	TORX173
Coaxial (P5)	SWITCHCRAFT	PJRN1X1U01
Mating Connectors		
3.5mm stereo plug to 3.5mm stereo cable (P7 and P17)	Radio Shack	L12-2397A
Two channel RCA interconnect cable (P6 and P8)	Monster Cable	BI100-1M
Digital Fiber-Optic Cable (P4)	Monster Cable	ILS100-1M
Digital Coaxial Cable (P5)	Monster Cable	IDL100-1M

External Port Connector (P9)

A 40-pin 0.05' spacing connector provides access to some of the processor's External Port signals. By default, this connector is not populated.

Part Description	Manufacturer	Part Number
40-pin 0.05' (male)	Samtec	FTSH-120-01-F-D-K
Mating Connector		
Female to female cable	Samtec	FFSD-20-D-5.000-01-N

Host Processor Interface Connector (P10)

A 20-pin 0.05' spacing connector provides access to some of the processor's External Port signals. By default, this connector is not populated.

Part Description	Manufacturer	Part Number
20-pin 0.05' (male)	Samtec	FTSH-110-01-F-D-K
Mating Connector		
Female to female cable	Samtec	FFSD-10-D-5.000-01-N

JTAG Connector (P12)

The JTAG header (P12) is the connecting point for a JTAG in-circuit emulator pod. When an emulator is connected to the JTAG header, the USB debug interface is disabled.

Pin 3 is missing to provide keying. Pin 3 in the mating connector should have a plug.



When using an emulator with the EZ-KIT Lite board, follow the connection instructions provided with the emulator.

Part Description	Manufacturer	Part Number
14-pin IDC Header (P12)	Berg	54102-T08-07

Link Port Connectors (P13–14)

Each link port is connected to a 26-pin connector. Refer to EE-106 found on the ADI website at <http://www.analog.com> for more information about the link port connectors.

Connectors

Part Description	Manufacturer	Part Number
26 position connector	Honda	RMCA-26JL-AD
Mating Connector		
Cable connector	Honda	RMCA-E26F1S-A
Shroud	Honda	RMCA-E26L1A
Coaxial cable	Gore	DXN2132

SPORT1 and SPORT3 Connector (P15)

SPORT1 and SPORT3 are connected to a 20-pin connector.

Part Description	Manufacturer	Part Number
20 position AMPMODU system 50 receptacle	AMP	104069-1
Mating Connector		
20 position AMPMODU system 20 connector	AMP	2-487937-0
20 position AMPMODU system 20 connector (w/o lock)	AMP	2-487938-0
Flexible film contacts (20 per connector)	AMP	487547-1

Power Connector (P16)

The power connector (P16) provides all of the power necessary to operate the EZ-KIT Lite board.

Part Description	Manufacturer	Part Number
2.5 mm Power Jack (P16)	SWITCHCRAFT	RAPC712
	Digi-Key	SC1152-ND

Part Description	Manufacturer	Part Number
Mating Power Supply (shipped with EZ-KIT Lite)		
5V Power Supply	CUI Stack	DTS070175SUDC-p6-SZ

Specifications

This section provides the requirements for powering the board.

Power Supply

The power connector supplies DC power to the EZ-KIT Lite board. [Table 2-13](#) shows the power supply specifications.

Table 2-13. Power Supply Specifications

Terminal	Connection
Center pin	+7V@2 amps
Outer Ring	GND

Board Current Measurements

The ADSP-21161N EZ-KIT Lite board provides two zero-ohm resistors that may be removed to measure current draw. [Table 2-14](#) shows the resistor number, the voltage plane, and a description of the components on the plane.

Table 2-14. Current Measurement Resistors

Resistor	Voltage Plane	Description
R168	VDDINT	Core Voltage of the processor
R169	VDDEXT	IO Voltage of the processor

Specifications

A BILL OF MATERIALS

The bill of materials corresponds to the board schematics on page B-1. Please check the latest schematics on the Analog Devices website, <http://www.analog.com/Processors/Processors/DevelopmentTools/technicalLibrary/manuals/DevToolsIndex.html#Evaluation%20Kit%20Manuals>.

Ref.	#	Description	Reference Designator	Manufacturer	Part Number
1	1	M29W040 PLCC32 FLASH-512K-X-8-3V	U5	ST MICRO	M29W040B120K6
2	2	74LVC14A SOIC14 HEX-INVER-SCHMITT-TRIGGER	U21-22	TI	74LVC14AD
3	3	MT48LC1M16A1TG TSOP50 1MX16-SDRAM-143MHZ	U2-4	MICRON	MT48LC1M16A1TG-7S
4	1	CS8414 SOIC28 96KHZ-DIGITAL-AUDIO-RECVR	U8	CIRRUS LOGIC	CS8414
5	1	CY7C64603-128 PQFP128 USB-TX/RX MICROCONTROL- LER	U6	CYPRESS	CY7C64603-128NC
6	1	MMBT4124 SOT-23 NPN TRANSISTOR 1A	Q2	FAIRCHILD	MMBT4124
7	1	MMBT4401 SOT-23 NPN TRANSISTOR 200MA	Q1	FAIRCHILD	MMBT4401
8	2	74LVC00AD SOIC14	U9, U27	PHILIPS	74LVC00AD
9	1	CY7C1019BV33-15VC SOJ32 128K X 8 SRAM	U30	CYPRESS	CY7C1019BV33-12VC
10	1	AD8532AR SOIC8 DUAL AMP 250MA	U29	ANALOG DEVICES	AD8532AR
11	1	12.288MHZ 1/2 OSC001	U25	DIG01	SG-8002DC-PCC-ND 12.288MH
12	2	SN74AHC1G02 SOT23-5 SINGLE-2 INPUT-NOR	U34,U37	TI	SN74AHC1G02DBVR

Ref. #	Description	Reference Designator	Manufacturer	Part Number
13	1 SN74LV164A SOIC14 8-BIT-PARALLEL-SERIAL	U33	TI	SN74LV164AD
14	1 CY7C4201V-15AC TQFP32 64-BYTE-FIFO	U32	CYPRESS	CY7C4201V-15AC
15	1 25MHZ 1/2 OSC01 OSC	U24	DIGI-KEY	SG-8002DC-PCC-ND
16	1 12.0MHZ THR OSC006 CRYSTAL	Y1	DIG01	300-6027-ND
17	1 21161 24LC00 U7" SEE 1000127	U7	MICROCHIP	24LC00-SN
18	2 1000pF 50V 5% 1206 CERM	C85-86	AVX	12065A102JAT2A
19	8 2200pF 50V 5% 1206 NPO	C40, C46, C52, C58, C64, C70, C76, C82	AVX	12065A222JAT050
20	1 ADM708SAR SOIC8 VOLTAGE-SUPERVISOR	U26	ANALOG DEVICES	ADM708SAR
21	1 AD1852 SSOP28 MULTIBIT-SIGMA-DELTA-DAC	U11	ANALOG DEVICES	AD1852JRS
22	1 AD1836AS MQFP52 MULTI-CHAN- NEL-96KHZ-CODEC	U10	ANALOG DEVICES	AD1836AS
23	1 ADSP-21161NKCA100 PBGA225 1MM SPACING REV. X1.2	U1	ANALOG DEVICES	ADSP-21161NCCA100
24	1 ADP3338AKC-33 SOT-223 3.3V-1.0AMP REGULATOR	VR2	ANALOG DEVICES	ADP3338AKC-3.3

Ref.	#	Description	Reference Designator	Manufacturer	Part Number
25	2	ADP3339AKC-5 SOT-223 5V-1.5A REGULATOR	VR1, VR5	ANALOG DEVICES	ADP3339AKC-5-REEL
26	1	ADP3338AKC-18 SOT-223 1.8V-1A REGULATOR	VR3	ANALOG DEVICES	ADP3338AKC-1.8
27	10	LMV722M SOIC8 DUAL AUDIO OP AMP	U12-20, U28	NATIONAL SEMI	LMV722M
28	3	4.7uF 25V 10% C TANT	CT23-25	AVX	TAJ475K025R
29	1	PWR 2.5MM_JACK CON005 RA	P16	SWITCHCRAFT	SC1152-ND12
30	1	USB 4PIN CON009 USB	P2	MILL-MAX	897-30-004-90-000000
31	1	TORX173 6PIN CON008 FIBER OPTIC REV MODULE	P4	TOSHIBA	TORX173
32	1	RCA 4X2 CON011 RA	P8	SWITCHCRAFT	PJRS4X2U01
33	1	RCA 1X1 CON012 BLK	P5	SWITCHCRAFT	PJRA1X1U01
34	1	RCA 2X2 CON013	P6	SWITCHCRAFT	PJRS2X2S01
35	2	LNKPRT 12X2 CON010	P13-14	HONDA (TSUSHINK)	RMCA-EA26LMY-0M03-A
36	1	.05 10X2 CON014 RA	P15	AMP	104069-1

Ref.	#	Description	Reference Designator	Manufacturer	Part Number
37	8	SPST-MOMENTARY SWT013 6MM	SW1-8	PANASONIC	EVQ-PAD04M
38	1	DIP8 SWT016	SW9	C&K	CKN1365-ND
39	1	10 1/8W 5% 1206	R2	PANASONIC	P10ECT-ND
40	6	0.00 1/8W 5% 1206	R153, R154, R168-169, R217, R218	YAGEO	0.0ECT-ND
41	8	AMBER-SMT LED001 GULL-WING	LED2-7, LED9-10	PANASONIC	LN1461C-TR
42	8	330pF 50V 5% 805 NPO	C36, C42, C48, C54, C60, C66, C72, C78	AVX	08055A331JAT
43	80	0.01uF 100V 10% 805 CERM	C2, C6-7, C91-149, C154-155, C165-171, C184-C186, C174-179	AVX	08051C103KAT2A
44	11	0.22uF 25V 10% 805 CERM	C156-164, C172, C183	AVX	08053C2224FAT
45	16	0.1uF 50V 10% 805 CERM	C1,C5,C9-11, C33,C87-90,C150-153 , C173,C180	AVX	08055C104KAT
46	8	0.001uF 50V 5% 805 NPO	C14-15, C19-20, C24-25, C29-30	AVX	08055A102JAT2A
47	5	10uF 16V 10% C TANT	CT19-22, CT36	SPRAGUE	293D106X9025C2T

Ref.	#	Description	Reference Designator	Manufacturer	Part Number
48	47	10K 100MW 5% 805	R3-4,R6,R13,R15,R17-20,R124,R126,R128, R130, R132,R134, R136, R148-149, R151, R155-164, R175, R177-181, R183,R190, R171,R172, R174, R185-187, R193-194, R219-220	AVX	CR21-103J-T
49	4	33 100MW 5% 805	R1, R150, R176, R152	AVX	CR21-330JTR
50	5	4.7K 100MW 5% 805	R184, R188, R189, R191, R165	AVX	CR21-4701F-T
51	11	680 100MW 5% 805	R137-147	AVX	CR21-6800F-T
52	1	1M 100MW 5% 805	R12	AVX	CR21-1004F-T
53	1	475 100MW 5% 805	R16	AVX	CR21-471J-T
54	1	1.5K 100MW 5% 805	R7	AVX	CR21-1501F-T
55	2	2.00K 1/8W 1% 1206	R49-50	DALE	CRCW1206-2001FRT1
56	10	49.9K 1/8W 1% 1206	R66, R74, R82, R90, R98, R106, R114, R122, R192, R206	AVX	CR32-4992F-T
57	2	2.21K 1/8W 1% 1206	R10-11	AVX	CR32-2211F-T

Ref.	#	Description	Reference Designator	Manufacturer	Part Number
58	24	100pF 100V 5% 1206 NPO	C12, C16-17, C21-22, C26-27, C31, C35, C38, C41, C44, C47, C50, C53, C56, C59, C62, C65, C68, C71, C74, C80, C77	AVX	12061A101JAT2A
59	5	10uF 16V 10% B TANT	CT1-4, CT11	AVX	TAJB106K016R
60	1	22K 100MW 5% 805	R216	AVX	CR21-223J-T
61	7	100 100MW 5% 805	R123, R125, R127, R129, R131, R133, R135	AVX	CR21-101J-T
62	8	220pf 50V 10% 1206 NPO	C39, C45, C51, C57, C63, C69, C75, C81	AVX	12061A221JAT2A
63	1	1000 100MHZ 1.5A FER002 0.06 CHOKE	FER13	MURATA	PLM250S40T1
64	2	2A S2A_RECT DO-214AA SILICON RECTIFIER	D1-2	GENERALSEMI	S2A
65	11	600 100MHZ 500MA 1206 0.70 BEAD	FER1-11	DIGI-KEY	240-1019-1-ND
66	8	237 1/8W 1% 1206	R23, R27, R30, R34, R40-41, R47-48	KOA	P11.0FCT-ND
67	4	750K 1/8W 1% 1206	R25, R32, R38, R45	KOA	RK73H2BT7503F

Ref.	#	Description	Reference Designator	Manufacturer	Part Number
68	16	5.76K 1/8W 1% 1206	R21, R22, R24, R26, R28-29, R31, R33, R35-37, R39, R42-44, R46	DALE	CRCW12065761FRT1
69	8	11.0K 1/8W 1% 1206	R59, R67, R75, R83, R91, R99, R107, R115	DALE	CRCW12061102FTR1
70	1	68NF 50V 10% 805	C8	MURRATA	GRM40X7R683K050AL
71	8	120PF 50V 5% 1206 NPO	C13, C18, C23, C28, C187-190	PHILLIPS	1206CG121J9B200
72	1	75 1/8W 5% 1206	R14	PHILIPS	9C12063A75R0JLRT/R
73	2	820PF 100V 10% 1206 NPO	C32, C34	AVX	12061A821KAT2A
74	2	30PF 100V 5% 1206	C3-4	AVX	12061A300JAT2A
75	8	680PF 50V 1% 805 NPO	C37, C43, C49, C55, C61, C67, C73, C79	AVX	08055A681FAT2A
76	8	2.74K 1/8W 1% 1206	R63, R71, R79, R87, R95, R103, R111, R119	PANASONIC	ERJ-8ENF2741V
77	16	5.49K 1/8W 1% 1206	R60, R61, R68, R69, R76, R77, R84, R85, R92, R93, R100, R101, R108, R109, R116, R117	PANASONIC	ERJ-8ENF5491V

Ref.	#	Description	Reference Designator	Manufacturer	Part Number
78	8	3.32K 1/8W 1% 1206	R62, R70, R78, R86, R94, R102, R110, R118	PANASONIC	ERJ-8ENF3321V
79	2	100 1/8W 1% 1206	R54, R57	PANASONIC	ERJ-8ENF1000V
80	8	1.65K 1/8W 1% 1206	R64, R72, R80, R88, R96, R104, R112, R120	PANASONIC	ERJ-8ENF1651V
81	6	10UF 16V 20% CAP002 ELEC	CT5-10	DIG01	PCE3062TR-ND
82	10	68UF 25V 20% CAP003 ELEC	CT26-35	PANASONIC	EEV-FC1E680P
83	1	2A SL22 DO-214AA SCHOTTKY	D3	GENERAL SEMI	SL22
84	2	10K 100MW 2% RNET16 BUSSED	RN1-2	CTS	767-161-103G
85	1	1K 1/8W 5% 1206	R5	AVX	CR32-102J-T
86	1	100K 1/8W 5% 1206	R167	AVX	CR1206-1003FTR1
87	2	1.00K 1/8W 1% 1206	R53, R56	AVX	
88	2	20.0K 1/8W 1% 1206	R170,R173	DALE	CRCW1206-2002FRT1
89	2	22 1/8W 5% 1206	R8-9	DALE	
90	1	74FCT244AT QSOP20 OCTAL-BUFFER	U23	CYPRESS	CY74FCT244ATQC
91	4	10.0K 1/8W 1% 1206	R51-52, R55, R58	DALE	CRCW1206-1002FRT1

Ref.	#	Description	Reference Designator	Manufacturer	Part Number
92	2	RED-SMT LED001 GULL-WING	LED1, LED8	PANASONIC	LN1261C
93	1	GREEN-SMT LED001 GULL-WING	LED11	PANASONIC	LN1361C
94	8	604 1/8W 1% 1206	R65, R73, R81, R89, R97, R105, R113, R121	PANASONIC	ERJ-8ENF6040V
95	7	1uF 25V 20% A TANT -55+125	CT12-18	PANASONIC	ECS-T1EY105R
96	3	ADG774A QSOP16 QUICKSWITCH-257	U31.U35, U36	ANALOG DEVICES	ADG774ABRQ
97	7	IDC 2X1 IDC2X1 2X1 TIN	JP1, JP4-5, JP22-23, JP26, JP27	BERG	54101-T08-02
98	4	IDC 3X1 IDC3X1	JP2-3, JP9-10	BERG	54101-T08-03
99	1	IDC 4X1 IDC4X1	P3	BERG	54102-T08-02
100	1	IDC 2X2 IDC2X2 0.1x0.1	JP6	SULLINS	PTC02DAAN
101	6	IDC 3X2 IDC3X2	JP7-8, JP11, JP19-21	BERG	54102-T08-03
102	1	IDC 7X2 IDC7X2 HEADER	P12	BERG	54102-T08-07
103	1	2.5A RESETTABLE FUS001	F1	RAYCHEM CORP.	SMD250-2
104	2	3.5MM STEREO_JACK CON001	P7, P17	SHOGYO	SJ-0359AM-5

ADSP-21161 EZ-KIT LITE

Schematic



ANALOG
DEVICES

20 Cotton Road
Nashua, NH 03063

Title21161N EZ-KIT LITE - TITLE PAGE

SizeB


Board No.A0157-2000

Rev2.4

Date11-13-2003_11:40

Sheet 1 OF 24

Approvals	Date
Drawn	
Checked	
Engineering	



ANALOG DEVICES 20 Cotton Road Nashua, NH 03063	Title21161N EZ-KIT LITE - DSP	
	SizeB	Board No.A0157-2000
Date11-12-2002_17:09	Rev2.4	
Sheet2		OF24

1

2

3


4

1

2

3

4






**ANALOG
DEVICES**

20 Cotton Road
Nashua, NH 03063

Title		21161N EZ-KIT LITE - SDRAM	
Size	Board No.	Rev	
B	A0157-2000	2.4	
Date	11-12-2002_17:09	Sheet	3 OF 24

Approvals	Date
Drawn	
Checked	
Engineering	






**ANALOG
DEVICES**


20 Cotton Road
Nashua, NH 03063

Title21161N EZ-KIT LITE - FLASH & SRAM			
		SizeB	Board No.A0157-2000
Date2-19-2004_15:44		Sheet4 OF 24	

Approvals	Date
Drawn	
Checked	
Engineering	



 ANALOG DEVICES		20 Cotton Road Nashua, NH 03063		
		Title 21161N EZ-KIT LITE - JTAG INTERFACE		
Drawn		Size B	Board No. A0157-2000	Rev 2.4
Checked		Date		Sheet 6 OF 24
Engineering				







**ANALOG
DEVICES**

20 Cotton Road
Nashua, NH 03063

Title		21161N EZ-KIT LITE - AUDIO RECEIVER	
Size	Board No.	Rev	
B	A0157-2000	2.4	
Date	12-9-2003_21:30	Sheet	7 OF 24


Approvals	Date
Drawn	
Checked	
Engineering	





Approvals	Date
Drawn	
Checked	
Engineering	

 ANALOG DEVICES		20 Cotton Road Nashua, NH 03063	
		Title 21161N EZ-KIT LITE - PRIMARY INPUT	
Size B	Board No.	A0157-2000	
Date	11-12-2002_17:10	Rev 2.4	
Sheet 9 OF 24			



JP11 (ON SHEET 10) SHOULD BE IN LINE IN POSITION TO USE EITHER OF THESE MODES



**ANALOG
DEVICES**

20 Cotton Road
Nashua, NH 03063

Title · 21161N EZ-KIT LITE - SECONDARY INPUT	
Size B	Board No. A0157-2000
Date 11-12-2002_17:11	Rev 2.4
Sheet 10 OF 24	

Approvals	Date
Drawn	
Checked	
Engineering	

1

2

3


4

1

2

3

4



ADC2 INPUT SELECTOR


INSTALL JUMPERS ON 3-5 & 4-6 FOR LINE IN
INSTALL JUMPERS ON 1-3 & 2-4 FOR MIC IN

ADC2 RIGHT/LEFT



Approvals	Date
Drawn	
Checked	
Engineering	

Title		21161N EZ-KIT LITE - MIC INPUT	
Size	Board No.	A0157-2000	
B		Rev 2.4	
Date	2-19-2004_14:44	Sheet	11 OF 24






**ANALOG
DEVICES**

20 Cotton Road
Nashua, NH 03063

Title		Z1161N EZ-KIT LITE - DAC1 OUTPUT-STEREO JACK	
Size	Board No.	Rev	
B	A0157-2000	2.4	
Date	Sheet 12 OF 24		

DAC1 LEFT

DAC1 RIGHT




		ANALOG DEVICES		20 Cotton Road Nashua, NH 03063	
		Title 21161N EZ-KIT LITE - DAC1 OUTPUT			
Size B		Board No. A0157-2000		Rev 2.4	
Date 11-12-2002_17:12		Sheet 13 OF 24			

Approvals	Date
Drawn	
Checked	
Engineering	

DAC2 LEFT

DAC2 RIGHT



**ANALOG
DEVICES**


20 Cotton Road
Nashua, NH 03063

Title		21161N EZ-KIT LITE - DAC2 OUTPUT	
Size	Board No.	Rev	
B	A0157-2000	2.4	
Date	11-12-2002_17:12	Sheet	14 OF 24

Approvals	Date
Drawn	
Checked	
Engineering	

DAC3 LEFT

DAC3 RIGHT




 ANALOG DEVICES		20 Cotton Road Nashua, NH 03063	
		Title 21161N EZ-KIT LITE - DAC3 OUTPUT	
Size B	Board No. A0157-2000	Rev 2.4	
Date 11-12-2002_17:12	Sheet 15 OF 24		

Approvals	Date
Drawn	
Checked	
Engineering	


DAC4 LEFT

DAC4 RIGHT




 ANALOG DEVICES		20 Cotton Road Nashua, NH 03063	
		Title 21161N EZ-KIT LITE - DAC4 OUTPUT	
Size	Board No.	Rev	
B	A0157-2000	2.4	
Date	11-12-2002_17:12	Sheet	16 OF 24

Approvals	Date
Drawn	
Checked	
Engineering	



		ANALOG DEVICES		20 Cotton Road Nashua, NH 03063	
		Title 21161N EZ-KIT LITE - PUSHBUTTONS			
Drawn				Size B	Board No. A0157-2000
Checked				Date 11-12-2002_17:12	Rev 2.4
Engineering				Sheet 17 OF 24	



1

2

3


4

1


2

3

4



- SJ23
- SHORTING JUMPER
DEFAULT=1 & 2
- SJ24
- SHORTING JUMPER
DEFAULT=3 & 4
- SJ25
- SHORTING JUMPER
DEFAULT=5 & 6




EBOOT	LBOOT	BMS	Booting Mode
* 1	0	Output	EPROM
0	0	1 (Input)	Host Processor
0	1	0 (Input)	Serial Boot via SPI
0	1	1 (Input)	Link Port
0	0	0 (Input)	No Booting
1	1	x (Input)	Reserved

* DENOTES FACTORY DEFAULT

- SJ26
- SHORTING JUMPER
DEFAULT=3 & 4
- SJ27
- SHORTING JUMPER
DEFAULT=NOT INSTALLED
- SJ28
- SHORTING JUMPER
DEFAULT=NOT INSTALLED


REMOVE JP22 WHEN USING SPI OR NO BOOT MODES (REFER TO SHEET 4)



CLKDBL	CLK_CFG1	CLK_CFG0	Core Clock Ratio	EP Clock Ratio
1	0	0	2:1	1x
1	0	1	3:1	1x
1	1	0	4:1	1x
0	0	0	4:1	2x
0	0	1	6:1	2x
0	1	0	8:1	2x

* DENOTES FACTORY DEFAULT





- SJ29
- SHORTING JUMPER
DEFAULT=NOT INSTALLED
- SJ30
- SHORTING JUMPER
DEFAULT=NOT INSTALLED
- SJ31
- SHORTING JUMPER
DEFAULT=5 & 6



TURNING THE SWITCHES ON PUTS THE BOARD IN LOOPBACK MODE

 ANALOG DEVICES	20 Cotton Road Nashua, NH 03063	
	Title 21161N EZ-KIT LITE - CONFIGURATION	
Size B	Board No. A0157-2000	Rev 2.4
Date 11-12-2002_17:12	Sheet 19 OF 24	


Approvals	Date
Drawn	
Checked	
Engineering	



 ANALOG DEVICES		20 Cotton Road Nashua, NH 03063	
		Title 21161N EZ-KIT LITE - EXPANSION HEADERS	
Size B	Board No. A0157-2000	Rev 2.4	
Date 11-12-2002_17:12	Sheet 20 OF 24		



Approvals	Date
Drawn	
Checked	
Engineering	

LINK PORT CONNECTORS



JP1 SHOULD NOT BE INSTALLED WHEN USING THE LINK PORT

SERIAL PORT CONENCTOR








**ANALOG
DEVICES**

20 Cotton Road
Nashua, NH 03063

Title 21161N EZ-KIT LITE - LINK PORTS & SPORTS	
Size B	Board No. A0157-2000
Date 11-13-2003_11:39	Rev 2.4
Sheet 21 OF 24	

Approvals	Date
Drawn	
Checked	
Engineering	



R168 & R169 ARE USED TO MEASURE CURRENT DRAW OF THE DSP



**ANALOG
DEVICES**

20 Cotton Road
Nashua, NH 03063

Title		21161N EZ-KIT LITE - POWER	
Size	Board No.	Rev	
B	A0157-2000	2.4	
Date	2-19-2004_14:44	Sheet	22 OF 24

Approvals	Date
Drawn	
Checked	
Engineering	

1

2

3

4

1

2

3








4

A



B

C

D




DSP (U1)



SDRAM (U2, U3, U4)

 ANALOG DEVICES		20 Cotton Road Nashua, NH 03063	
Title		21161N EZ-KIT LITE - BYPASS CAPS 1	
Size	Board No.	Rev	
B	A0157-2000	2.4	
Date	11-12-2002_17:12	Sheet	23 OF 24

Approvals	Date
Drawn	
Checked	
Engineering	





**ANALOG
DEVICES**

20 Cotton Road
Nashua, NH 03063

Title · 21161N EZ-KIT LITE - BYPASS CAPS 2		Size		Board No.	Rev
		B	A0157-20002.4		
Date		11-12-2002_17:12		Sheet 24 OF 24	

Approvals	Date
Drawn	
Checked	
Engineering	

I INDEX

A

- abort, hang operations, [1-16](#)
- acknowledge, hang operation, [1-16](#)
- AD1836
 - audio interface description, [1-10](#)
 - control registers, [2-12](#)
 - feature list, [xii](#)
 - jumper selection for MCLK, [2-6](#)
 - MIC1 input channel, [2-4](#)
 - SPI audio interface, [2-4](#)
 - SPI port, [1-11](#)
 - SPI select pin, [1-9](#)
 - SPORT audio interface, [2-3](#)
- AD1852
 - defined, [1-11](#)
 - feature list, [-xiii](#)
 - jumper selection for MCLK, [2-6](#)
 - sampling frequency, [2-7](#)
 - SPI audio interface, [2-4](#)
 - SPI port, [1-11](#)
 - SPI select pin, [1-9](#)
- ADC1 input selector (JP11), [2-9](#)
- ADC2 mode selection (JP7, JP8), [2-8](#)

- ADSP-21161N processor
 - boot modes, [2-10](#)
 - clock jumper (JP21), [2-11](#)
 - core speed, [2-3](#)
 - core voltage, [2-2](#)
 - external voltage, [2-2](#)
 - ID jumper (JP19), [2-10](#)
 - interrupt pins, [1-10](#)
 - memory map, [1-6](#)
 - reset, [1-9](#)
 - SPI port, [1-11](#)
- analog audio
 - input, [1-10](#)
 - interface, [ii](#)
- asynchronous FLAGS, [1-9](#)
- audio
 - connectors (P4-8, P17), [2-18](#)
 - input, [1-10](#), [2-3](#)
 - interface, [1-10](#), [2-3](#)
 - output, [1-12](#), [2-3](#)
 - stream, [2-14](#)

B

- bill of materials, [A-1](#)
- BMS, memory select pin, [1-6](#), [2-3](#)
- BMS pin
 - enabling (JP22), [2-12](#)
 - see also* -BMS, select pin
- board measurements, [2-21](#)

INDEX

boot
 code, [xiii](#)
 load, [1-13](#)
 memory select pin (-BMS), [2-3](#), [2-12](#)
 memory space, [1-6](#)
 mode select (JP20), [2-10](#)
breadboard area, [xiii](#)

C

clear, hang operations, [1-16](#)
CLK_CFG pins, [2-11](#)
CLKDBL pins, [2-11](#)
clock
 frequency, [2-11](#)
 mode jumper (JP21), [2-3](#), [2-11](#)
 modes, [2-11](#)
configuring SDRAM, [1-7](#), [1-8](#)
connectors
 diagram of locations, [1-4](#), [2-17](#)
 JP11 (analog audio input), [1-10](#)
 JP2 (digital audio input), [1-10](#)
 list of, [xiii](#)
 P10 (external port), [1-9](#), [1-10](#), [2-3](#), [2-19](#)
 P12 (JTAG header), [2-19](#)
 P13-14 (link port), [2-19](#)
 P15 (SPORT1, SPORT3), [2-20](#)
 P16 (power), [2-20](#)
 P2 (USB), [2-16](#)
 P4 (optical input), [1-10](#), [2-5](#)
 P5-6 (mono jack), [1-10](#), [2-5](#)
 P7 (stereo jack), [1-10](#), [2-4](#), [2-9](#)
 P9 (external port), [2-3](#), [2-18](#)
contents, EZ-KIT Lite package, [1-2](#)
converters, [1-11](#)
core
 clock ratio, [2-11](#)
 hang conditions, [1-15](#)
 voltage, [2-21](#)

CS8414 digital receiver
 clock signals, [1-11](#)
 defined, [1-11](#)
 errors detected by VERF LED (LED9), [2-14](#)
 SPDIF input selection, [2-5](#)
 synchronization signals, [1-11](#)
customer support, [xvi](#)

D

digital
 audio playback, [1-11](#)
 data, [1-11](#)
 stereo channels, [1-11](#)
DIP switches
 diagram of, [1-4](#)
 see also SW
DVD formats, [1-11](#)

E

EBOOT pins, [2-10](#)
emulator connector, [xiii](#)
EPROM boot mode, [2-10](#), [2-12](#)
example programs, [1-12](#)
expansion connector footprints, [xiv](#)
external, [1-8](#)
 data bus, [2-5](#)
 interrupts, [1-10](#)
 memory, EZ-KIT Lite, [1-7](#)
 port clock ratio, [2-11](#)
 port connectors, [2-3](#)
 port interface, [xiv](#), [2-3](#)
 port signals, [2-18](#), [2-19](#)
EZ-KIT Lite
 architecture, [2-2](#)
 features, [xii](#)
 memory map, [1-6](#)
 specifications, [2-21](#)

F

features, EZ-KIT Lite, [-xii](#)

FLAG

directing, [1-9](#)

pins, [1-9](#), [2-15](#)

registers, [1-9](#)

FLAG0, [1-9](#), [2-12](#), [2-15](#)

enable jumper (JP4), [2-7](#)

FLAG1, [1-9](#), [2-12](#), [2-15](#)

enable jumper (JP5), [2-7](#)

FLAG10-11, [1-9](#)

FLAG2-3, [1-9](#), [2-15](#)

FLAG4-9, [1-9](#), [2-14](#)

flash

memory, [xiii](#), [1-6](#), [2-3](#), [2-12](#)

programmer utility, [1-12](#)

frequency jumper (JP6), [2-7](#)

G

general-purpose IO, [-xiii](#)

graphical user interface (GUI), [1-13](#)

H

hard reset, [1-13](#)

Help, online, [xxi](#), [1-12](#)

host processor

booting, [2-10](#)

interface, [xiv](#), [2-3](#)

interface connector (P10), [2-19](#)

hung conditions, [1-15](#)

I

ignore, hang operations, [1-16](#)

input clock, [2-2](#)

interface connectors, [xiii](#)

interfaces, *see* graphical user interface (GUI)

internal memory, EZ-KIT Lite, [1-7](#)

interrupt

pins, [1-10](#)

push buttons, [xiii](#)

see also push buttons

IO

input push buttons (SW1-4), [2-15](#)

pins, [1-9](#)

voltage, [2-21](#)

see also FLAGS

IRQ0-2 pins, [1-10](#), [2-16](#)

J

JTAG

connector (P12), [2-19](#)

emulation port, [2-5](#)

emulator, [2-19](#)

jumpers

JP10 (microphone), [2-8](#)

JP11 (audio in), [2-4](#), [2-9](#)

JP19 (processor ID), [2-10](#)

JP1 (SDRAM disable), [2-5](#)

JP20 (boot mode), [2-10](#)

JP21 (clock), [2-11](#)

JP22 (~BMS), [2-12](#)

JP26 (SW1 enable), [2-12](#)

JP27 (SW2 enable), [2-12](#)

JP2 (SPDIF), [2-5](#)

JP3 (MCLK source), [2-6](#)

JP6 (frequency), [2-7](#)

JP7-8 (ADC2), [2-8](#)

JP9 (microphone), [2-8](#)

microphone and line-in jacks, [1-11](#)

settings, [1-4](#)

L

LBOOT pins, [2-10](#)

INDEX

LEDs

- diagrammed on board, [1-4](#), [2-13](#)
- features list, included in, [xiii](#)
- FLAG pin connections, [1-9](#)
- LED10 (USB monitor), [1-5](#), [2-15](#)
- LED11 (power), [2-15](#)
- LED1 (reset), [2-14](#)
- LED2-7 (FLAG4-9), [2-14](#)
- LED8 (DSP reset), [2-14](#)
- LED9 (VERF), [1-12](#), [2-14](#)

license restrictions, [1-6](#)

line-in

- input channel, [2-4](#)
- jacks, [1-11](#)

line-out jacks, [1-12](#)

link port

- booting, [2-11](#)
- connectors, [2-19](#)
- SDRAM jumper (JP1), [2-5](#)
- second processor attachment, [2-10](#)

M

MCLK, selecting (JP3), [2-6](#)

measurements, EZ-KIT Lite, [2-21](#)

memory

- external memory, [1-6](#)
- internal memory, [1-6](#)
- select pins, [2-3](#)

memory, EZ-KIT Lite, [1-8](#)

microphone

- circuit, [2-8](#)
- jacks, [1-11](#)

MODE2 register, [1-9](#)

~MS0-1, memory select pins, [1-6](#), [2-3](#)

N

no-boot mode, [2-11](#), [2-12](#)

notation conventions, [xxiii](#)

O

oscillator

- changing frequency by removing, [2-11](#)
- surface-mount, [2-2](#)
- through-hole, [2-2](#)

P

package contents, [1-2](#)

power

- connector (P16), [2-20](#)
- LED (LED11), [2-15](#)
- specifications, [2-21](#)
- supply, [2-21](#)

processor signals, DAI_P, [2-15](#)

programmable FLAGS

see FLAGS

push buttons

- diagram of, [2-13](#)
- interrupt pin connection, [1-10](#)
- reference designators and FLAGS, [xiii](#)
- SW1-4 (FLAG0-3), [2-15](#)
- SW5-7 (IRQ0-2), [1-10](#), [2-16](#)
- SW8 (reset), [2-16](#)

R

RCA jacks, [1-11](#), [2-3](#)

registering this product, [1-3](#)

reset

- board, [1-13](#)
- hang operation, [1-16](#)
- processor, [2-14](#)
- push button (SW8), [2-16](#)

retry, hang operation, [1-16](#)

S

sample frequencies, [1-11](#)

- SDRAM
 - configuration, [1-7](#)
 - control registers, [1-6](#)
 - disabling (JP1), [2-5](#)
 - memory, [1-6](#), [2-3](#)
 - semiconductor receiver, [xiii](#)
 - serial booting, [2-10](#), [2-12](#)
 - setting
 - target options, [1-13](#)
 - SMT footprints, [xiii](#)
 - SPDIF
 - connectors, [2-14](#)
 - modes, [2-7](#)
 - selecting (JP2), [2-5](#)
 - specifications, [2-21](#)
 - SPI
 - audio interface, [2-4](#)
 - port, [2-4](#), [2-12](#)
 - select pin, [1-9](#)
 - SPORT0, [xiv](#), [2-3](#)
 - SPORT1, [xiv](#)
 - connection to offboard devices, [-xiv](#)
 - connection to SP1 port, [2-12](#)
 - connector (P15), [2-20](#)
 - SPORT2, [xiv](#), [2-3](#)
 - SPORT3, [xiv](#)
 - connection to offboard devices, [-xiv](#)
 - connector (P15), [2-20](#)
 - SRAM memory, [1-6](#)
 - stereo
 - jack (P7), [1-10](#), [2-3](#)
 - output channels, [1-10](#)
 - SW1 (FLAG0) enable push button, [1-9](#), [2-12](#)
 - SW2-4 (FLAG1-3) push buttons, [1-9](#)
 - SW5-7 (interrupt) push buttons, [1-10](#), [2-16](#)
 - system architecture, EZ-KIT Lite, [2-2](#)
- ## T
- target options
 - dialog box, [1-13](#)
 - miscellaneous, [1-15](#)
 - on emulator exit, [1-13](#)
 - while target is halted, [1-13](#)
 - Two-Wire Interface (TWI) mode, [1-11](#)
- ## U
- UART, [2-11](#)
 - USB
 - cable, [1-3](#)
 - connector (P2), [2-16](#)
 - debug interface, [2-19](#)
 - interface, [2-14](#), [2-16](#)
 - monitor LED (LED10), [2-15](#)
 - user
 - input, [1-9](#)
 - output, [1-9](#)
- ## V
- VERF flag (LED9), [1-12](#), [2-14](#)
 - VisualDSP++
 - documentation, [xxi](#)
 - online Help, [xxi](#), [1-12](#)
 - voltage regulators, [xiii](#)

