ABOUT ADuC3027/9 SILICON ANOMALIES

These anomalies represent the currently known differences between revisions of the ADuC3027/9 product(s) and the functionality specified in the ADuC3027/9 data sheet(s) and the Hardware Reference book(s).

SILICON REVISIONS

A silicon revision number with the form "-x.x" is branded on all parts. The silicon revision can be electronically determined by reading bits <3:0> of the SYS_CHIPID register.

<table>
<thead>
<tr>
<th>Silicon REVISION</th>
<th>SYS_CHIPID.REV</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.2</td>
<td>0x2</td>
</tr>
</tbody>
</table>

ANOMALY LIST REVISION HISTORY

The following revision history lists the anomaly list revisions and major changes for each anomaly list revision.

<table>
<thead>
<tr>
<th>Date</th>
<th>Anomaly List Revision</th>
<th>Data Sheet Revision</th>
<th>Additions and Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>03/03/2017</td>
<td>D</td>
<td>0</td>
<td>Removed Silicon Revision 1.0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Added Silicon Revision 1.2</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Added Anomalies: 21000015, 21000016, 21000017</td>
</tr>
<tr>
<td>02/19/2016</td>
<td>C</td>
<td>PrF</td>
<td>Removed Anomaly: 21000012</td>
</tr>
<tr>
<td>12/04/2015</td>
<td>B</td>
<td>PrE</td>
<td>Removed Deprecated Part Numbers ADuC3023/5</td>
</tr>
<tr>
<td>11/26/2014</td>
<td>A</td>
<td>PrC</td>
<td>Initial Version</td>
</tr>
</tbody>
</table>
**SUMMARY OF SILICON ANOMALIES**

The following table provides a summary of ADuCM3027/9 anomalies and the applicable silicon revision(s) for each anomaly.

<table>
<thead>
<tr>
<th>No.</th>
<th>ID</th>
<th>Description</th>
<th>Rev 1.2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>21000011</td>
<td>I2C Master Mode Fails to Generate Clock when Clock Dividers Are Too Small</td>
<td>x</td>
</tr>
<tr>
<td>2</td>
<td>21000015</td>
<td>Pin P2_11 Is Not Retained After Shutdown Wake Up</td>
<td>x</td>
</tr>
<tr>
<td>3</td>
<td>21000016</td>
<td>Possible Receive Data Loss with I2C Automatic Clock Stretching</td>
<td>x</td>
</tr>
<tr>
<td>4</td>
<td>21000017</td>
<td>SPI Read Command Mode Does Not Work Properly When SPI_CNT Is 1 and DMA Is Enabled</td>
<td>x</td>
</tr>
</tbody>
</table>

Key: x = anomaly exists in revision
. = Not applicable
Detailed List of Silicon Anomalies

The following list details all known silicon anomalies for the ADuCM3027/9 including a description, workaround, and identification of applicable silicon revisions.

1. **21000011 - I2C Master Mode Fails to Generate Clock when Clock Dividers Are Too Small:**

   **Description:**
   When the I2C clock dividers are configured in Master mode such that the sum of the \texttt{I2C\_DIV\_LOW} and \texttt{I2C\_DIV\_HIGH} register bit fields is less than 16, the I2C fails to generate a clock.

   **Workaround:**
   Program the I2C clock dividers such that \texttt{I2C\_DIV\_LOW} + \texttt{I2C\_DIV\_HIGH} >= 16.

   **Applies to Revision(s):**
   1.2

2. **21000015 - Pin P2_11 Is Not Retained After Shutdown Wake Up:**

   **Description:**
   The state of pin P2_11 is not retained after waking up from shutdown mode.

   **Workaround:**
   None. To retain the pin state through shutdown, use any other GPIO pin instead of P2_11.

   **Applies to Revision(s):**
   1.2

3. **21000016 - Possible Receive Data Loss with I2C Automatic Clock Stretching:**

   **Description:**
   When the I2C RX FIFO is full and new I2C data is received, a data overflow occurs. When automatic clock stretching is enabled, the transaction is paused by holding the SCL line low. This functions as expected when the next read happens after the clock is stretched (i.e., after the overflow is detected); however, if the read occurs after the last bit of the I2C data is received but before the clock is stretched, the received data is not written to the RX FIFO and is lost.

   **Workaround:**
   To avoid waiting for the lost data, use the timeout feature when enabling automatic clock stretching. Configure \texttt{I2C\_ASTRETCH\_SCL\_SLVTMO} (for slave mode) and \texttt{I2C\_ASTRETCH\_SCL\_MSTTMO} (for master mode) with values between 1 and 14. Identify the data loss (\texttt{I2C\_ASTRETCH\_SCL\_SLVTMO} = 1 or \texttt{I2C\_ASTRETCH\_SCL\_MSTTMO} = 1) and request for data retransmission.

   **Applies to Revision(s):**
   1.2
4. **21000017 - SPI Read Command Mode Does Not Work Properly When SPI_CNT Is 1 and DMA Is Enabled:**

**DESCRIPTION:**
When SPI master is enabled and uses the DMA mode with SPI_CNT = 1, the Read command mode may not function properly. Consider the following configurations:

1. SPI_RD_CTL = 0x07.
2. SPI_CNT = 1.
3. The TX and RX DMA channels are configured for 1 half-word.

In this configuration, the read command sent in the first byte on the MOSI output is repeated in the second byte (in the address slot); thus, the slave device will respond on the MISO line with whatever content is at the address equivalent to the read command value (for example, if the read command is 0xB, the response will be the data read from slave address 0xB).

**WORKAROUND:**
The following workarounds can be used:

1. Utilize the overlap mode to align the transmit/receive SPI operations and discard the junk bytes, as follows:
   a. Set SPI_RD_CTL.OVERLAP = 1 to enable overlap mode.
   b. Set SPI_RD_CTL.TXBYTES = 1 to configure a single transmit byte (8-bit address register).
   c. Set SPI_CNT.VALUE = 3 to configure the transfer count: one byte for the address register, one byte for the command, and one dummy byte to obtain the read value.
   d. On the receive side, discard the first two junk bytes received during the transfer of the address and command bytes before processing the actual read value in the 3rd byte.

2. Do not use TX DMA operation on the SPI transmit side, as follows:
   a. Enable only SPI RX DMA requests.
   b. Fill the SPI TX FIFO by using core accesses to write the SPI_TX register.
   c. Perform a dummy read of the SPI_RX register to kick off the SPI transfers.

**APPLIES TO REVISION(S):**
1.2