DESCRIPTION

Demonstration circuit 1335B-C is a high-power supply featuring the LTC®4269IDKD-1. This board acts as an IEEE 802.3at compliant, high power Power-over-Ethernet (PoE), Powered Device (PD) and connects at the RJ45 to a compatible high power Power Sourcing Equipment (PSE) device, such as the DC1366. The LTC4269IDKD-1 provides IEEE802.3at standard (PoE+) PD interfacing and power supply control. When the PD is fully powered, the PD interface switches power over from the PSE to the switcher through an internal, low resistance, high power MOSFET. The highly integrated LTC4269IDKD-1 controls a high-power, small-sized power supply that utilizes a highly-efficient isolated flyback topology with synchronous rectification. The DC1335B-C supplies a 12V output at up to 2A.

DC1335B-C also demonstrates the use of an auxiliary 48V wall adapter. When present, the auxiliary supply becomes the dominant supply over PoE to provide power.

Design files for this circuit board are available. Call the LTC factory.

Table 1. Performance Summary (T_A = 25°C)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>CONDITION</th>
<th>VALUE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Port Voltage (V_PORT)</td>
<td>At Ethernet port</td>
<td>37V – 57V</td>
</tr>
<tr>
<td>Auxiliary Voltage (V_AUX)</td>
<td>From Aux- to Aux+ terminals</td>
<td>44V – 57V</td>
</tr>
<tr>
<td>Output Voltage (V_OUT) Initial Set-point</td>
<td>V_PORT = 37V to 57V, I_OUT = 0A to 5A</td>
<td>12.1V ± 1%</td>
</tr>
<tr>
<td>Maximum Output Current</td>
<td>V_PORT = 42V</td>
<td>1.8A</td>
</tr>
<tr>
<td>Typical Output Voltage Ripple</td>
<td>V_IN = 50V, I_OUT = 6.6A</td>
<td>60mV_p–p (typ)</td>
</tr>
<tr>
<td>Output Regulation</td>
<td>Over Entire Input Voltage and Output Current Range</td>
<td>±0.25% (typ)</td>
</tr>
<tr>
<td>Load Transient Response</td>
<td>Peak to Peak Deviation with Load Step of 1A to 2A</td>
<td>±500mV (&lt; ±5%) (typ)</td>
</tr>
<tr>
<td></td>
<td>Settling Time (within 1% of V_OUT)</td>
<td>&lt; 120us (typ)</td>
</tr>
<tr>
<td>Switching Frequency</td>
<td></td>
<td>250kHz (typ)</td>
</tr>
<tr>
<td>Efficiency</td>
<td>V_PORT = 50V, I_OUT = 2A, not incl. diode bridge</td>
<td>90.8% (typ)</td>
</tr>
</tbody>
</table>

OPERATING PRINCIPLES

A compatible high power PSE board, such as the DC1366, is connected to the DC1335B-C at the RJ45 connector J1 (see the schematic). As required by IEEE802.3at, a diode bridge is used across the data pairs and signal pairs. Schottky diodes (D2-9) are used at the input to improve efficiency over standard diode bridges. The LTC4269IDKD-1 provides an IEEE802.3at standard PoE 25k signature resistance and is set for a power class 4. When the PD is pow-
QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 1335B-C
HIGH POWER, HIGH EFFICIENCY POE PD INTERFACE WITH INTEGRATED SWITCHING REGULATOR

eled and voltage is above the PoE “On Voltage”, the LTC4269IDKD-1 switches the port voltage over to the power supply controller through its internal MOSFET which lies between the $V_{PORTN}$ and $V_{NEG}$ pins. This voltage charges C18/19 through a trickle charge resistor, R9 to power the bias pin, $V_{CC}$, of the power supply controller. Once the bias power gets to its $V_{CC(ON)}$ threshold, the IC begins a controlled soft-start of the output. As the output voltage rises, bias power is taken over by the bias supply made up of T1’s bias winding and D11.

When the soft-start period is over, the output voltage is regulated by observing the pulses across the bias winding during the flyback time. The Primary Gate drive (PG) and Synchronous Gate (SG) drive is then Pulse Width Modulated (PWM) in order to keep the output voltage constant. The synchronous gate drive signal is transmitted to the secondary via the small signal transformer, T2. The output of T2 then drives a discrete gate drive buffer, R22 and Q6/7 in order to achieve fast gate transition times, hence a higher efficiency.

The two-stage input filter, C5, L2, and C6 and output filter, C1/3, L1, and C10 are the reasons that this PoE flyback supply has exceptionally low differential mode conducted emissions.

QUICK START PROCEDURE

Demonstration circuit 1335B-C is easy to set up to evaluate the performance of the LTC4269IDKD-1 in a PoE+ PD application. Refer to Figure 1 for proper equipment setup and follow the procedure below:

NOTE: When measuring the input or output voltage ripple, care must be taken to avoid a long ground lead on the oscilloscope probe. Measure the output (or input) voltage ripple by touching the probe tip and probe ground directly across the $+V_{OUT}$ and $-V_{OUT}$ (or $V_{PORT_P}$ and $V_{PORT_N}$) terminals. See Figure 2 for proper scope probe technique.

1. Place test equipment (voltmeter, ammeter, and electronic load) across output.

2. Input supplies:

   a. Connect a PoE+ capable PSE with a CAT-5 cable to the RJ45 connector, J1. See Figure 1.
   b. Or, connect a 37V to 57V capable power supply (“Power Supply” in Figure 1) across $V_{PORT_P}$ and $V_{PORT_N}$.
   c. If evaluating the auxiliary power supply (“Auxiliary Supply” in Figure 1) capability, connect a 44V to 57V capable power supply across AUX+ to AUX-.

3. Check for the proper output voltage of 12.1V.

4. Once the proper output voltage is confirmed, adjust the load within the operating range and observe the output voltage regulation, ripple voltage, efficiency and other parameters.
Figure 1. Proper Measurement Equipment Setup

Figure 2. Measuring Input or Output Ripple
MEASURED DATA

Figures 3 through 9 are measured data for a typical DC1335B-C.

Figure 3. Efficiency (not including Diode Bridge) and Output Voltage (V2) Regulation
Figure 4. Input and Output Ripple (48Vport, 2A)

Figure 5. Load Transient Response (50Vport, 1A to 2A to 1A)
Figure 6. Temp Data (37Vport, 2A, Top)

Figure 7. Temp Data (37Vport, 2A, Bottom)
Figure 8. Stresses (57Vport, 2A)

Figure 9. Stresses (42Vport, 2A)
QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 1335B-C
HIGH POWER, HIGH EFFICIENCY POE PD INTERFACE WITH INTEGRATED SWITCHING
REGULATOR