Copyright Information

© 2012 Analog Devices, Inc., ALL RIGHTS RESERVED. This document may not be reproduced in any form without prior, express written consent from Analog Devices, Inc.

Printed in the USA.

Disclaimer

Analog Devices, Inc. reserves the right to change this product without prior notice. Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under the patent rights of Analog Devices, Inc.

Trademark and Service Mark Notice

The Analog Devices logo, Blackfin, CrossCore, EngineerZone, EZ-Extender, EZ-KIT Lite, and VisualDSP++ are registered trademarks of Analog Devices, Inc.

All other brand and product names are trademarks or service marks of their respective owners.
Regulatory Compliance

The Blackfin A-V EZ-Extender is designed to be used solely in a laboratory environment. The board is not intended for use as a consumer end product or as a portion of a consumer end product. The board is an open system design which does not include a shielded enclosure and therefore may cause interference to other electrical devices in close proximity. This board should not be used in or near any medical equipment or RF devices.

The Blackfin A-V EZ-Extender has been certified to comply with the essential requirements of the European EMC directive 2004/108/EC and therefore carries the “CE” mark.

The Blackfin A-V EZ-Extender has been appended to Analog Devices, Inc. EMC Technical File (EMC TF) referenced DSPTOOLS1, issue 2 dated June 4, 2008 and was declared CE compliant by an appointed Notified Body (No.0673) as listed below.


Issued by: Technology International (Europe) Limited
56 Shriverham Hundred Business Park
Shriverham, Swindon, SN6 8TY, UK
CONTENTS

PREFACE

Product Overview ................................................................. x
Purpose of This Manual .......................................................... xi
Intended Audience ................................................................. xii
Manual Contents ..................................................................... xii
What’s New in This Manual ..................................................... xiii
Technical Support ................................................................. xiii
Supported Processors ............................................................. xiv
Product Information .............................................................. xiv

Analog Devices Web Site ......................................................... xiv
EngineerZone ....................................................................... xv
Related Documents ............................................................... xvi

A-V EZ-EXTENDER INTERFACES

A-V EZ-Extender Setup ........................................................... 1-2
Analog Audio Interface ........................................................... 1-3
Analog Video Interface ........................................................... 1-4
Camera Module Interfaces ..................................................... 1-4
Contents

Flat Panel Display Interface ........................................................... 1-6
Example Programs ........................................................................ 1-7

A-V EZ-EXTENDER HARDWARE REFERENCE

System Architecture ...................................................................... 2-2
Jumpers ........................................................................................ 2-7
  Video Test Loopback Jumpers (JP1.1/2, JP1.3/4, JP1.5/6) ...... 2-8
  Connector Voltage Selection Jumper (JP2) ......................... 2-8
  TWI Source Selection Jumpers (JP3.3/5/7, JP3.4/6/8) ....... 2-8
  PDWN Connect Jumper (JP3.9/10) ....................................... 2-9
  Decoder HSYNC Disconnect Jumper (JP3.11/12) ............... 2-9
  Decoder VSYNC Connect Jumper (JP3.13/14) ..................... 2-9
  Encoder HREF Connect Jumper (JP3.15/16) ......................... 2-10
  Encoder VSYNC Connect Jumper (JP3.17/18) ..................... 2-10
  Decoder Output Enable Jumper (JP3.19/20) ...................... 2-10
  SNAPSHOT_FODD Disconnect Jumper (JP3.21/22) .......... 2-10
  PPI Clock Setup Jumpers
  PPI0 D8–15 Enable Jumper (JP5.1/2) ................................. 2-11
  VID_OUT Data Bus Control Jumpers (JP5.3/4, JP5.5/6) ..... 2-12
  PPI0_SYNC1 Direction Setup Jumper (JP6.1/3/5) ............... 2-12
  PPI0_SYNC2 Direction Setup Jumper (JP6.2/4/6) ............... 2-13
  I2S Enable Jumper (JP7.1/2) .............................................. 2-13
VID_OUT Bus SYNC Source Select Jumpers (JP8.1/3/5, JP8.2/4/6) ........................................................ 2-14
VID_OUT Bus SYNC Enable Jumper (JP8.7/8) ...................... 2-14
AV_RESET Source Jumper (JP9.1/3/5) ................................. 2-14
PPI0_D Direction Setup Jumper (JP9.2/4/6) ......................... 2-15

A-V EZ-EXTENDER BILL OF MATERIALS

A-V EZ-EXTENDER SCHEMATIC

INDEX
Thank you for purchasing the Blackfin® A-V EZ-Extender®, Analog Devices, Inc. daughter board to the EZ-KIT Lite® evaluation system for the ADSP-BF533, ADSP-BF537, and ADSP-BF561 Blackfin processors.

Blackfin processors are embedded processors that support a Media Instruction Set Computing (MISC) architecture. This architecture is the natural merging of RISC, media functions, and digital signal processing characteristics towards delivering signal processing performance in a microprocessor-like environment.

EZ-KIT Lites and A-V EZ-Extenders are designed to be used in conjunction with the CrossCore® Embedded Studio (CCES) and VisualDSP++® software development environments. The development environment facilitates advanced application code development and debug, such as:

- Create, compile, assemble, and link application programs written in C++, C, and A-V EZ-Extender assembly
- Load, run, step, halt, and set breakpoints in application programs
- Read and write data and program memory
- Read and write core and peripheral registers
- Plot memory

To learn more about Analog Devices development software, go to http://www.analog.com/processors/tools.
Product Overview

The Blackfin A-V EZ-Extender is a separately sold daughter board that plugs onto the expansion interface of the ADSP-BF533, ADSP-BF537, or ADSP-BF561 EZ-KIT Lite evaluation system. The extender board aids the design and prototyping phases of the ADSP-BF533, ADSP-BF537, or ADSP-BF561 processor targeted applications.

The board extends the evaluation system capabilities by providing a connection to a video decoder; video encoder; multiple camera evaluation boards; flat panel display; and 3-stereo input channel, 2-stereo output channel audio codec.

Please visit www.analog.com/EX1-AV for additional information, including CCES support.

The board features:

- Analog audio interface
  - AD1836A Analog Devices 96 kHz audio codec
  - Five 3.5 mm audio jacks, stacked in one connector
- Analog video interface
  - ADV7183B video decoder with three input RCA phono jacks
  - ADV7179 video encoder with three output RCA phono jacks
- OmniVision camera module interface
  - Connection to OmniVision camera evaluation modules; for example, OV6630AA (this part is no longer available)
  - 32-pin, right-angle, 0.1 in. spacing, female socket
• Micron camera module interface
  • Connection to Micron camera evaluation modules; for example, MT9V022 (this part is no longer available)
  • 26-pin, right-angle, 0.1 in. spacing, female socket

• Kodak camera module interface
  • Connection to Kodak camera evaluation modules; for example, KAC-9628 (this part is no longer available)
  • 28-pin, right-angle, 0.1 in. spacing, female socket

• Flat panel display interface (FPDI)
  • Connection to flat panel displays; for example, NL6448BC20-08E
  • DF9B-31S-1V connector

Before using any of the interfaces, follow the procedure in “A-V EZ-Extender Interfaces” on page 1-1.

Example programs are available to demonstrate the Blackfin A-V EZ-Extender capabilities.

**Purpose of This Manual**

The *Blackfin A-V EZ-Extender Manual* provides instructions for installing the product hardware (board). The text describes operation and configuration of the board components and provides guidelines for running your own code on the A-V EZ-Extender. Finally, a schematic and a bill of materials are provided for reference.
Intended Audience

The primary audience for this manual is a programmer who is familiar with Analog Devices processors. This manual assumes that the audience has a working knowledge of the appropriate processor architecture and instruction set.

Programmers who are unfamiliar with Analog Devices processors can use this manual but should supplement it with other texts that describe your target architecture. For the locations of these documents, see “Related Documents”.

Programmers who are unfamiliar with CCES or VisualDSP++ should refer to the online help and user’s manuals.

Manual Contents

The manual consists of:

- Chapter 1, “A-V EZ-Extender Interfaces” on page 1-1
  Provides basic board information.

- Chapter 2, “A-V EZ-Extender Hardware Reference” on page 2-1
  Provides information on the hardware aspects of the board.

  Provides a list of components used to manufacture the board.

- Appendix B, “A-V EZ-Extender Schematic” on page B-1
  Provides the resources to allow EZ-KIT Lite board-level debugging or to use as a reference design. Appendix B is part of the online help.
What’s New in This Manual

This is revision 2.1 of the Blackfin A-V EZ-Extender Manual. The manual has been updated to include CCES information. In addition, modifications and corrections based on errata reports against the previous manual revision have been made.

For the latest version of this manual, please refer to the Analog Devices Web site.

Technical Support

You can reach Analog Devices processors and DSP technical support in the following ways:

- Post your questions in the processors and DSP support community at EngineerZone®:
  http://ez.analog.com/community/dsp

- Submit your questions to technical support directly at:
  http://www.analog.com/support

- E-mail your questions about processors, DSPs, and tools development software from CrossCore Embedded Studio or VisualDSP++:

  Choose Help > Email Support. This creates an e-mail to processor.tools.support@analog.com and automatically attaches your CrossCore Embedded Studio or VisualDSP++ version information and license.dat file.

  • E-mail your questions about processors and processor applications to:
    processor.support@analog.com or processor.china@analog.com (Greater China support)
Supported Processors

- In the USA only, call 1-800-ANALOGD (1-800-262-5643)
- Contact your Analog Devices sales office or authorized distributor. Locate one at: www.analog.com/adi-sales
- Send questions by mail to: Processors and DSP Technical Support Analog Devices, Inc. Three Technology Way P.O. Box 9106 Norwood, MA 02062-9106 USA

Supported Processors

This extender board supports Analog Devices ADSP-BF533, ADSP-BF537, and ADSP-BF561 Blackfin embedded processors.

Product Information

Product information can be obtained from the Analog Devices Web site and the online help.

Analog Devices Web Site


To access a complete technical library for each processor family, go to http://www.analog.com/processors/technical_library. The manuals selection opens a list of current manuals related to the product as well as a
link to the previous revisions of the manuals. When locating your manual title, note a possible errata check mark next to the title that leads to the current correction report against the manual.

Also note, MyAnalog is a free feature of the Analog Devices Web site that allows customization of a Web page to display only the latest information about products you are interested in. You can choose to receive weekly e-mail notifications containing updates to the Web pages that meet your interests, including documentation errata against all manuals. MyAnalog provides access to books, application notes, data sheets, code examples, and more.

Visit MyAnalog to sign up. If you are a registered user, just log on. Your user name is your e-mail address.

**EngineerZone**

EngineerZone is a technical support forum from Analog Devices. It allows you direct access to ADI technical support engineers. You can search FAQs and technical information to get quick answers to your embedded processing and DSP design questions.

Use EngineerZone to connect with other DSP developers who face similar design challenges. You can also use this open forum to share knowledge and collaborate with the ADI support team and your peers. Visit http://ez.analog.com to sign up.
Related Documents

For additional information about the product, refer to the following publications.

Table 1. Related Processor Publications

<table>
<thead>
<tr>
<th>Title</th>
<th>Description</th>
</tr>
</thead>
</table>
| • ADSP-BF531/ADSP-BF532/ADSP-BF533 Blackfin Embedded Processor Data Sheet  
• ADSP-BF534/ADSP-BF536/ADSP-BF537 Blackfin Embedded Processor Data Sheet  
• ADSP-BF561 Blackfin Embedded Symmetric Multiprocessor Data Sheet | General functional description, pinout, and timing of the processor |
| • ADSP-BF533 Blackfin Processor Hardware Reference  
• ADSP-BF537 Blackfin Processor Hardware Reference  
• ADSP-BF561 Blackfin Processor Hardware Reference | Description of the internal processor architecture and all register functions |
| Blackfin Processor Programming Reference | Description of all allowed processor assembly instructions |
1 A-V EZ-EXTENDER INTERFACES

This chapter provides a setup procedure for the Blackfin A-V EZ-Extender and EZ-KIT Lite (ADSP-BF533, ADSP-BF537, or ADSP-BF561). The chapter also describes each evaluation interface the extender supports.

The information is presented in the following order.

- “A-V EZ-Extender Setup” on page 1-2
- “Analog Audio Interface” on page 1-3
- “Analog Video Interface” on page 1-4
- “Camera Module Interfaces” on page 1-4
- “Flat Panel Display Interface” on page 1-6
- “Example Programs” on page 1-7
A-V EZ-Extender Setup

It is very important to set up all components of the system containing the Blackfin A-V EZ-Extender, then apply power to the system.

Power your system after these steps are completed:

1. Read the applicable design interface section in this chapter—the text provides an overview of the interface capabilities.

2. Read “System Architecture” on page 2-2 to understand the physical connections of the extender board. For more detailed information, refer to “A-V EZ-Extender Schematic” on page B-1.

3. Set the jumpers on the extender board. Use the block diagram in Figure 2-1 on page 2-3 in conjunction with “Jumpers” on page 2-7.

4. Set the switches and jumpers on the EZ-KIT Lite board. If not already, familiarize yourself with the documentation and schematic drawing of the EZ-KIT Lite (see “Related Documents”). Compare the expansion interface signals of the extender with the EZ-KIT Lite signals to ensure there is no contention. For example, it may be necessary to disable other devices connected to the parallel peripheral interface (PPI) of the processor, change the routing of the PPI clocks, and disable the push buttons.

5. Configure any other interfacing boards; for example, another EZ-Extender or a camera evaluation board.
Analog Audio Interface

The Blackfin A-V EZ-Extender supports audio applications with the on-board AD1836A multichannel 96 kHz audio codec. The AD1836A codec is a high-performance single-chip device that provides three stereo digital-to-analog converters (outputs) and two stereo analog-to-digital converters (inputs), using Analog Devices patented multibit sigma-delta architecture. The board includes a serial peripheral interface (SPI) port, enabling the processor to adjust volume and other parameters. For a general overview of the audio interface connections, see Figure 2-1 on page 2-3; for details, see “A-V EZ-Extender Schematic” on page B-1.

SPORT0 of the expansion interface connects to the serial port of the AD1836A codec. The processor is capable of transferring data to the audio codec in time-division multiplexed (TDM) mode or I²S mode. In I²S mode, the codec can operate at a 96 kHz sample rate and allows two channels of output. In TDM mode, the codec can operate at a maximum of 48 kHz sample rate and allows simultaneous use of all input and output channels. To operate in I²S mode, install the JP7.1/2 jumper. For more information, see “I2S Enable Jumper (JP7.1/2)” on page 2-13.

Internal registers of the AD1836A audio codec can be programmed via the SPI port of the processor. (For information on how to program the configuration registers, refer to the AD1836A data sheet.) The AD1836A codec reset comes from a flag pin located at PPI1_D11 of the expansion interface or from the reset signal on the EZ-KIT Lite. For information on how to configure the reset, see “AV_RESET Source Jumper (JP9.1/3/5)” on page 2-14.

Before using the interface, follow the procedure in “A-V EZ-Extender Setup” on page 1-2.

For more information about the codec, go to www.analog.com/AD1836A.
Analog Video Interface

The Blackfin A-V EZ-Extender supports video input and output applications with an on-board video encoder and decoder. The ADV7179 video encoder provides up to three output channels of analog video, while the ADV7183B video decoder provides up to three input channels of analog video. Both the encoder and decoder connect to PPI0 of the expansion interface, while the encoder also can connect to PPI1 (if the processor has two PPI ports). For a general overview of the analog video interface connectors, see Figure 2-1 on page 2-3; for details, see “AV_RESET Source Jumper (JP9.1/3/5)” on page 2-14.

To use ADV7179 and ADV7183B, set up all of the jumpers related to the PPI data signals, frame sync signals, and clock signal. To program the internal register of video devices, configure the 2-wire interface signals (see “TWI Source Selection Jumpers (JP3.3/5/7, JP3.4/6/8)” on page 2-8). Finally, determine the source of encoder or decoder reset, as described in “AV_RESET Source Jumper (JP9.1/3/5)” on page 2-14.

Before using the interface, follow the procedure in “A-V EZ-Extender Setup” on page 1-2.

For more information about ADV7179 and ADV7183B, go to www.analog.com/ADV7179 and www.analog.com/ADV7183B.

Camera Module Interfaces

The Blackfin A-V EZ-Extender has three right-angle connectors (J4, J6, and P4) with control signals necessary to interface with three camera evaluation modules from different manufactures. For a general overview of the camera interface connections, see Figure 2-1 on page 2-3; for details, see “A-V EZ-Extender Schematic” on page B-1. Figure 1-1 shows the orientation of the camera modules as each camera connects to the board.


Figure 1-1. Camera Orientation

**J6** is a connector designated for a Micron camera sensor evaluation module. The interface has been tested with the Micron MT9V022 camera. For information about Micron camera sensors and evaluation boards, go to [http://www.micron.com](http://www.micron.com).

**J4** is a connector designated for an OmniVision camera sensor evaluation module. The interface has been tested with the OmniVision OV6630AA camera. For information about OmniVision camera sensors and evaluation boards, go to [http://www.ovt.com](http://www.ovt.com).

**P4** is a connector designated for a Kodak camera sensor evaluation module. The interface has been tested with the Kodak KAC-9628 camera. For information about Kodak camera sensors and evaluation boards, go to [http://www.kodak.com](http://www.kodak.com).

To connect the Blackfin A-V EZ-Extender to a camera module, first determine the source of the PPI clock. To learn about possible clock settings, refer to “PPI Clock Setup Jumpers (JP4.1/2, JP4.3/4, JP4.5/6,
JP4.7/8)” on page 2-11. Then set the direction of the data and frame sync signals, which depend on the camera’s configuration. The data must be set as input to the PPI port; refer to “System Architecture” on page 2-2 and “Jumpers” on page 2-7 for details.

Before using the camera interfaces, follow the procedure in “A-V EZ-Extender Setup” on page 1-2.

Flat Panel Display Interface

The flat panel display interface (FPDI) consists of a 31-pin DB9 connector linked to the PPI port and frame sync signals of the processor. For a general overview of the display interface connections, see Figure 2-1 on page 2-3; for details, see the “A-V EZ-Extender Schematic” on page B-1.

A timing and functional analysis is required to determine whether a specific LCD module can connect to the Blackfin A-V EZ-Extender. An example of display that can connect to the extender is the NEC NL6448BC20-08 display.

The power for the backlight feature of the LCD module must be provided by the customer (use the backlight inverter recommended by the manufacturer). In addition, it is necessary to purchase a cable to connect the Blackfin A-V EZ-Extender to the display; for example, FDC31/xxxxAFF03 from Axon Cable (www.axon-cable.com, part number FDC31/xxxxAFF03). Different length cables are available.

Before using the interface, follow the procedure in “A-V EZ-Extender Setup” on page 1-2.
Example Programs

Example programs are provided with the A-V EZ-Extender EZ-KIT Lite to demonstrate various capabilities of the product. The programs are included in the product installation kit and can be found in the Examples folder of the installation. Refer to a readme file provided with each example for more information.

CCES users are encouraged to use the example browser to find examples included with the EZ-KIT Lite Board Support Package.
This chapter describes the hardware design of the Blackfin A-V EZ-Extender.

The following topics are covered.

- **“System Architecture” on page 2-2**
  Describes the extender board configuration and explains how the board components interface with the processor and EZ-KIT Lite.

- **“Jumpers” on page 2-7**
  Describes the configuration jumpers.
System Architecture

A block diagram of the Blackfin A-V EZ-Extender is shown in Figure 2-1.

Not shown in the diagram is the analog audio interface, which is a simple connection between the serial port of the processor and AD1836A audio codec. The audio interface connects directly to SPORT0 of the expansion interface.

In Figure 2-1, unidirectional buffers are show as triangle symbols, while bidirectional buffers are shown as two overlapping triangles. For both types of buffers, an output-enable signal comes out of the top and is active LOW. For bidirectional buffers, a second signal for the direction is shown. When this net is pulled HIGH, the buffer is driving in the direction of the arrow in the center; when LOW, the buffer is driving in the opposite direction.

Before applying power to the system, follow the procedure in “A-V EZ-Extender Setup” on page 1-2.

The video interface can be split into two main signal sets: VID_IN and VID_OUT. Both signal sets consist of a 16-bit data bus, two frame sync signals, and a data clock. VID_IN connects to the video decoder and all camera interfaces. VID_IN connects only to the PPI0 of the EZ-KIT Lite. VID_OUT connects to the video encoder and flat panel display interface. On the expansion interface, VID_OUT connects to either PPI0 or PPI1 of the EZ-KIT Lite.
Figure 2-1. A-V EZ-Extender Block Diagram
Table 2-1 summarizes the signals coming and going on the expansion interface connectors.

**Table 2-1. Signals of Expansion Interface Connectors**

<table>
<thead>
<tr>
<th>Net/Bus Name (Direction)</th>
<th>Blackfin A-V EZ-Extender Function</th>
<th>Relevant Configuration Jumpers</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>PPI0_D[0:15]</strong> (Bi)</td>
<td>Connects the processor's PPI0 data pins to the VID_IN_D[0:15] or VID_OUT_D[0:15] buses, depending on the jumper settings. This allows PPI0 to interface with all video interfaces on the board. The bus can be bidirectional, where the direction is fixed with a jumper or controlled by a flag pin.</td>
<td>JP5.3/4, JP9.2/4/6</td>
</tr>
<tr>
<td><strong>PPI0_CLK</strong> (Output)</td>
<td>The clock related to the data on PPI0. This can come from an on-board oscillator, one of the video interfaces, or a socket that allows a user-supplied oscillator.</td>
<td>JP4.1/2, JP4.3/4, JP4.5/6, JP4.7/8</td>
</tr>
<tr>
<td><strong>PPI0_SYNC1</strong> (Bi)</td>
<td>The frame sync signal going to the processor's PPI0_SYNC1 pin. The signal behaves as HSYNC or HREF for the video interfaces. The signal also can be used to drive the FPDI’s HS signal. The signal can be bidirectional, where the direction is fixed with a jumper or controlled by a flag pin.</td>
<td>JP6.1/3/5, JP8.1/3/5, JP8.7/8</td>
</tr>
<tr>
<td><strong>PPI0_SYNC2</strong> (Bi)</td>
<td>The frame sync signal going to the processor's PPI0_SYNC2 pin. The signal behaves as VSYNC or VREF for the video interfaces. In addition, the signal can drive the FPDI’s VS signal. The signal can be bidirectional, where the direction is fixed with a jumper or controlled by a flag pin.</td>
<td>JP6.2/4/6, JP8.2/4/6, JP8.7/8</td>
</tr>
<tr>
<td><strong>PPI1_D[0:15]</strong> (Bi)</td>
<td>Connects the processor's PPI1 data pins to the VID_OUT_D[0:15] bus. The VID_OUT_D[0:15] bus interfaces with the output video interfaces (FPDI and video encoder). The bus can be bidirectional but intended to be an input. Changing the direction is necessary only for test purposes and allows PPI0 to loop-back to PPI1. Note: D2, D3, and D10 of the bus have other functions (follows).</td>
<td>JP5.3/4, JP5.5/6, JP3.9/10, JP3.3/5/7, JP3.4/6/8</td>
</tr>
</tbody>
</table>

**Note:** D2, D3, and D10 of the bus have other functions (follows).
Table 2-1. Signals of Expansion Interface Connectors (Cont’d)

<table>
<thead>
<tr>
<th>Net/Bus Name (Direction)</th>
<th>Blackfin A-V EZ-Extender Function</th>
<th>Relevant Configuration Jumpers</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>PPI1_D10 (Bi)</strong></td>
<td>The multifunction net that typically functions as the D10 pin of PPI1, but, with a jumper, also can connect to the PDWN input of the OmniVision and Kodak camera interfaces.</td>
<td>JP3.9/10, JP5.3/4, JP5.5/6</td>
</tr>
<tr>
<td><strong>PPI1_D2 (Bi)</strong></td>
<td>The multifunction net typically functions as the D2 pin of PPI1 but also can function as the data signal for the processor’s 2-wire interface (TWI). Used to program the internal configuration registers of most video interfaces.</td>
<td>JP3.3/5/7, JP5.3/4, JP5.5/6</td>
</tr>
<tr>
<td><strong>PPI1_D3 (Bi)</strong></td>
<td>The multifunction net typically functions as the D2 pin of PPI1 but also can function as the data signal for the processor’s TWI. Used to program the internal configuration registers of most video interfaces.</td>
<td>JP3.4/6/8, JP5.3/4, JP5.5/6</td>
</tr>
<tr>
<td><strong>FLAG_SDA (Bi)</strong></td>
<td>In systems whose processor does not have a TWI, the signal connects to one of the processor’s flag pins to emulate the TWI data pin and configure the internal registers of most video interfaces.</td>
<td>JP3.3/5/7</td>
</tr>
<tr>
<td><strong>FLAG_SCL_DIR_CTRL (Input)</strong></td>
<td>In systems whose processor does not have a TWI, the signal connects to one of the processor’s flag pins to emulate the TWI clock signal and configure the internal registers of most video interfaces.</td>
<td>JP3.4/6/8</td>
</tr>
<tr>
<td><strong>PPI1_CLK (Output)</strong></td>
<td>The clock driving the EZ-KIT Lite’s PPI1 clock input. The source of this clock can be PPI0_CLK, the on-board 27 MHz oscillator, or a socket accepting oscillators of other frequencies.</td>
<td>JP4.1/2, JP4.3/4, JP4.5/6, JP4.7/8</td>
</tr>
<tr>
<td><strong>PPI1_FS1 (Input)</strong></td>
<td>The signal driven to the HS signal of the FPDI. The output going to the FPDI can be disabled by a jumper.</td>
<td>JP8.1/3/5, JP8.7/8</td>
</tr>
<tr>
<td><strong>PPI1_FS2 (Input)</strong></td>
<td>The signal driven to the VS signal of the FPDI. The output going to the FPDI can be disabled by a jumper.</td>
<td>JP8.2/4/6, JP8.7/8</td>
</tr>
<tr>
<td><strong>SNAPSHOT_FODD_SSEL (Bi)</strong></td>
<td>The audio codec’s SPI slave select signal; also can connect to the SNAPSHOT input of the Kodak interface or the FODD output of the OmniVision interface.</td>
<td>JP3.21/22</td>
</tr>
<tr>
<td><strong>SCK (Input)</strong></td>
<td>The SPI serial clock used to program the control register of the AD1836A audio codec.</td>
<td></td>
</tr>
</tbody>
</table>
### System Architecture

Table 2-1. Signals of Expansion Interface Connectors (Cont’d)

<table>
<thead>
<tr>
<th>Net/Bus Name (Direction)</th>
<th>Blackfin A-V EZ-Extender Function</th>
<th>Relevant Configuration Jumpers</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOSI (Output)</td>
<td>The SPI serial output data signal used to program the control register of the AD1836A audio codec.</td>
<td></td>
</tr>
<tr>
<td>MISO (Output)</td>
<td>The SPI serial input data signal used to read the control register of the AD1836A audio codec.</td>
<td></td>
</tr>
<tr>
<td>RSCLK0 (Bi)</td>
<td>The processor’s SPORT0 receive clock signal connected to the serial clock on the digital side of the audio codec’s analog input. In I2S mode, the signal can connect to the TSCLK0 net.</td>
<td>JP7.1/2</td>
</tr>
<tr>
<td>RFS0 (Bi)</td>
<td>The processor’s SPORT0 receive frame sync signal connected to the frame sync on the digital side of the audio codec’s analog input. In I2S mode, the signal can connect to the TFS0 net.</td>
<td>JP7.1/2</td>
</tr>
<tr>
<td>DR0PRI (Output)</td>
<td>A connection to the data output of the audio codec; can be disconnected with a jumper if needed for another purpose.</td>
<td>JP7.3/4</td>
</tr>
<tr>
<td>DR0SEC (Output)</td>
<td>A secondary connection to the data output of the audio codec. Can be disconnected with a jumper if needed for another purpose.</td>
<td>JP7.5/6</td>
</tr>
<tr>
<td>TSCLK0 (Bi)</td>
<td>The processor’s SPORT0 transmit clock signal, connects to the serial clock on the digital side of the audio codec’s analog output. In I2S mode, the signal can connect to the RSCLK0 net.</td>
<td>JP7.1/2</td>
</tr>
<tr>
<td>TFS0 (Bi)</td>
<td>The processor’s SPORT0 transmit frame sync signal. Connects to the frame sync on the digital side of the audio codec’s analog output. In I2S mode, the signal can connect to the RFS0 net.</td>
<td>JP7.1/2</td>
</tr>
<tr>
<td>DT0PRI (Input)</td>
<td>A connection to the data input of the audio codec.</td>
<td></td>
</tr>
<tr>
<td>DTOSEC (Input)</td>
<td>A secondary connection to the data input of the audio codec.</td>
<td></td>
</tr>
</tbody>
</table>
Jumpers

Before using the Blackfin A-V EZ-Extender, follow the procedure in “A-V EZ-Extender Setup” on page 1-2.

Figure 2-2 shows the jumper header locations. The jumper headers are divided to show each jumper's placement and rotation. The jumpers are described by the pins of the header on which the jumpers can be placed.

Figure 2-2. Jumper Locations
Jumpers

For example, JP3.4/6/8 refers to a single jumper that can be placed across pins 4 and 6 (or pins 6 and 8) of JP3. The dark pin indicates pin 1 of each header.

Video Test Loopback Jumpers (JP1.1/2, JP1.3/4, JP1.5/6)

For test purposes only, the video test jumpers loop-back the video encoder’s output signals to the video decoder’s input signals. By default, none of the video test loopback jumpers are installed.

Connector Voltage Selection Jumper (JP2)

The camera module and LCD display interfaces can be powered via the extender. The actual voltage of the interfaces, 3.3V or 5V, is determined by the JP2 jumper’s placement (see Table 2-2).

Table 2-2. Jumper Locations and Connector Voltages

<table>
<thead>
<tr>
<th>Jumper Location</th>
<th>Connector Voltage</th>
</tr>
</thead>
<tbody>
<tr>
<td>JP2.1/2</td>
<td>3.3V</td>
</tr>
<tr>
<td>JP2.2/3</td>
<td>5V</td>
</tr>
<tr>
<td>Not installed</td>
<td>No power</td>
</tr>
</tbody>
</table>

TWI Source Selection Jumpers (JP3.3/5/7, JP3.4/6/8)

Due to the fact that some Blackfin processors feature a built-in 2-wire interface (TWI), while others need to emulate the interface with programmable flags, two jumpers are provided to plug the A-V EZ-Extender to both TWI sources (see Table 2-3).
Table 2-3. Jumper Locations and TWI Interface Sources

<table>
<thead>
<tr>
<th>Jumper Location</th>
<th>TWI Interface Source</th>
</tr>
</thead>
<tbody>
<tr>
<td>JP3.3/5 and JP3.4/6</td>
<td>Programmable flags</td>
</tr>
<tr>
<td>JP3.5/7 and JP3.6/8</td>
<td>2-wire interface of the processor</td>
</tr>
</tbody>
</table>

**PDWN Connect Jumper (JP3.9/10)**

Depending on the application, the PDWN pin of the OmniVision and Kodak cameras can be left floating or controlled by a flag pin (see Table 2-4).

Table 2-4. PWDN Pin Connections

<table>
<thead>
<tr>
<th>JP3.9/10 Jumper</th>
<th>PDWN Connection</th>
</tr>
</thead>
<tbody>
<tr>
<td>Uninstalled</td>
<td>PDWN is not used and, by default, the cameras function in standard mode</td>
</tr>
<tr>
<td>Installed</td>
<td>The PDWN functionality of the cameras is controlled by a flag pin of the processor.</td>
</tr>
</tbody>
</table>

**Decoder HSYNC Disconnect Jumper (JP3.11/12)**

To connect the horizontal sync signal of the video decoder to the PPI0 frame sync signal of the processor, install jumper JP3.11/12; otherwise, the decoder’s horizontal sync is disconnected.

**Decoder VSYNC Connect Jumper (JP3.13/14)**

To connect the vertical sync signal of the video decoder to the PPI0 frame sync signal of the processor, install jumper JP3.13/14; otherwise, the decoder’s vertical sync is disconnected.
Jumpers

**Encoder HREF Connect Jumper (JP3.15/16)**

To connect the horizontal sync signal of the video encoder to the PPI0 frame sync signal of the processor, install jumper JP3.15/16; otherwise, the encoder’s horizontal reference is disconnected.

**Encoder VSYNC Connect Jumper (JP3.17/18)**

To connect the vertical sync signal of the video encoder to the PPI0 frame sync signal of the processor, install jumper JP3.17/18; otherwise, the encoder’s vertical sync is disconnected.

**Decoder Output Enable Jumper (JP3.19/20)**

When installed, jumper JP3.19/20 enables the video decoder’s data output signals on the VID_IN bus.

**SNAPSHOT_FODD Disconnect Jumper (JP3.21/22)**

The SNAPSHOT_FODD net of the Blackfin A-V EZ-Extender is a general-purpose flag pin. The flag pin connects to SNAPSHOT (the Kodak camera evaluation board’s signal) and FODD (the OmniVision camera evaluation board’ control signal). Do not install the jumper unless the processor needs to control these signals. The flag pin also connects to the SPI select pin of the AD1836A audio codec—do not install JP3.21/22 when using the audio interfaces.

The \texttt{PPI\_CLK} signals of \texttt{PPI0} and \texttt{PPI1} are configured by the clock setup jumpers (see Table 2-5). For more information, refer to Figure 2-1 on page 2-4.

Table 2-5. PPI Clock Setup Jumper Results

<table>
<thead>
<tr>
<th>Jumper Location</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>JP4.1/2</td>
<td>Connects \texttt{EXT_VID_CLK} to the on-board 27 MHz oscillator. For more information about the \texttt{EXT_VID_CLK} signal, see the JP4.3/4 description.</td>
</tr>
<tr>
<td>JP4.3/4</td>
<td>Connects \texttt{PPI0_CLK} to the \texttt{EXT_VID_CLK} net. The \texttt{EXT_VID_CLK} net is the external clock, which drives the input clock of all three camera module connectors, plus the flat panel display connector. Depending on the JP4 jumper installation, \texttt{EXT_VID_CLK} can be generated by the \texttt{PIXEL_CLK} net, the \texttt{VDEC_CLKOUT} net, a socket (U8), or the on-board 27 MHz oscillator.</td>
</tr>
<tr>
<td>JP4.5/6</td>
<td>Connects \texttt{VDEC_CLKOUT} to \texttt{PPI0_CLK}; \texttt{VDEC_CLKOUT} drives the \texttt{PPI0_CLK} when the video decoder is used.</td>
</tr>
<tr>
<td>JP4.7/8</td>
<td>Connects the \texttt{PIXEL_CLK} net, which is an output from the three camera interfaces, to \texttt{PPI0_CLK}.</td>
</tr>
</tbody>
</table>

PPI0 D8–15 Enable Jumper (JP5.1/2)

The JP5.1/2 jumper, when is not installed, disables the upper eight bits of the PPI0 data bus. This allows the signals connected to the upper eight bits of the PPI data bus of the EZ-KIT Lite to be used elsewhere on the board.

To disable and re-use the upper eight bits of the \texttt{VID\_IN} and \texttt{PPI0} data busses, install JP5.1/2.
VID_OUT Data Bus Control Jumpers (JP5.3/4, JP5.5/6)

The JP5.3/4 and JP5.5/6 jumpers are used together to set up the direction of and enable/disable the VID_OUT data bus drivers. Table 2-6 shows different combinations of JP5.3/4 and JP5.5/6.

Table 2-6. Video Out Data Bus Control Jumper Combinations

<table>
<thead>
<tr>
<th>JP5.3/4</th>
<th>JP5.5/6</th>
<th>VID_OUT Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>Uninstalled</td>
<td>Uninstalled</td>
<td>VID_OUT, PPI1 are all not driven; PPI0 depends on the state of JP9.2/4/6</td>
</tr>
<tr>
<td>Uninstalled</td>
<td>Installed</td>
<td>PPI1 drives VID_OUT</td>
</tr>
<tr>
<td>Installed</td>
<td>Uninstalled</td>
<td>PPI0 drives VID_OUT</td>
</tr>
<tr>
<td>Installed</td>
<td>Installed</td>
<td>PPI0 drives VID_OUT, and VID_OUT drives PPI1 (loop-back mode)</td>
</tr>
</tbody>
</table>

PPI0_SYNC1 Direction Setup Jumper (JP6.1/3/5)

The direction of the PPI0_SYNC1 signal can be either fixed or programmed, depending on the state of a general-purpose flag. Table 2-7 shows how to set up the PPI0_SYNC1 direction.

Table 2-7. Setting Direction of PPI0_SYNC1 (JP6.1/3/5)

<table>
<thead>
<tr>
<th>Jumper Location</th>
<th>PPI0_SYNC1 Direction</th>
</tr>
</thead>
<tbody>
<tr>
<td>JP6.1/3</td>
<td>Controlled by a flag pin</td>
</tr>
<tr>
<td>JP6.3/5</td>
<td>Input to the processor</td>
</tr>
<tr>
<td>Uninstalled</td>
<td>Output from the processor</td>
</tr>
</tbody>
</table>
PPI0_SYNC2 Direction Setup Jumper (JP6.2/4/6)

The direction of the PPI0_SYNC2 signal can be either fixed or programmed, depending on the state of a general-purpose flag. Table 2-8 shows how to set the PPI0_SYNC2 direction.

<table>
<thead>
<tr>
<th>Jumper Location</th>
<th>PPI0_SYNC2 Direction</th>
</tr>
</thead>
<tbody>
<tr>
<td>JP6.2/4</td>
<td>Controlled by a flag pin</td>
</tr>
<tr>
<td>JP6.4/6</td>
<td>Input to the processor</td>
</tr>
<tr>
<td>Uninstalled</td>
<td>Output from the processor</td>
</tr>
</tbody>
</table>

I²S Enable Jumper (JP7.1/2)

When JP7.1/2 is installed, the SPORT signals are routed for I²S SPORT communication protocol mode. To accomplish this, the receive and transmit clocks of the processor are driven by the output clock of the AD1836A audio codec. The same is done for the frame sync signals.

SPORT Data Connect Jumpers (JP7.3/4, JP7.5/6)

The JP7.3/4 and JP7.5/6 jumpers connect data output pins (ASDATA1 and ASDATA2) of the audio codec to the primary and secondary SPORT data input pins of the processor. The audio codec is driving these pins; with the help of the JP7.3/4 and JP7.5/6 jumpers, the processor’s pins can be re-used when the codec is disabled.
Jumpers

VID_OUT Bus SYNC Source Select Jumpers (JP8.1/3/5, JP8.2/4/6)

The source of the PPI frame sync signals depends on the PPI port driving the VID_OUT bus. When using PPI0, place the jumpers at JP8.1/3 and JP8.2/4. When using PPI1, place the jumpers at JP8.3/5 and JP8.4/6.

VID_OUT Bus SYNC Enable Jumper (JP8.7/8)

To enable the VID_OUT frame sync signals, install JP8.7/8.

AV_RESET Source Jumper (JP9.1/3/5)

The source of ICs reset on the Blackfin A-V EZ-Extender is controlled by either a flag pin or a system reset; the latter also resets the Blackfin processor (see Table 2-9).

Table 2-9. Jumper Reset Sources

<table>
<thead>
<tr>
<th>Jumper Location</th>
<th>Reset Source</th>
</tr>
</thead>
<tbody>
<tr>
<td>JP9.1/3</td>
<td>Flag pin multiplexed with PPI1_D11</td>
</tr>
<tr>
<td>JP9.3/5</td>
<td>System reset generator</td>
</tr>
<tr>
<td>Uninstalled</td>
<td>ICs are not reset</td>
</tr>
</tbody>
</table>
PPI0_D Direction Setup Jumper (JP9.2/4/6)

The direction of the PPI0_D[15:0] signals can be a fixed direction or can be programmed, depending on the state of a general-purpose flag. Table 2-10 shows how to set up the PPI0_D[15:0] direction.

Table 2-10. Setting Direction of PPI0_D[15:0] (JP9.2/4/6)

<table>
<thead>
<tr>
<th>Jumper Location</th>
<th>PPI0_D[15:0] Direction</th>
</tr>
</thead>
<tbody>
<tr>
<td>JP9.2/4</td>
<td>Controlled by a flag pin</td>
</tr>
<tr>
<td>JP9.4/6</td>
<td>Input to the processor</td>
</tr>
<tr>
<td>Uninstalled</td>
<td>Output from the processor</td>
</tr>
</tbody>
</table>

Audio Loopback Jumpers (JP10.1/2, JP10.3/4)

The JP10.1/2 and JP10.3/4 jumpers loop-back audio input to output for test purposes and should not be installed.
Jumpers
The bill of materials corresponds to “A-V EZ-Extender Schematic” on page B-1.

<table>
<thead>
<tr>
<th>Ref.</th>
<th>Qty.</th>
<th>Description</th>
<th>Reference Designator</th>
<th>Manufacturer</th>
<th>Part Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>SN74AHC1G00 SOT23-5</td>
<td>U9</td>
<td>TI</td>
<td>SN74AHC1G00DBVR</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>12.288MHZ OSC003</td>
<td>U18</td>
<td>DIGI-KEY</td>
<td>SG-8002CA-PCC-ND (12.288M)</td>
</tr>
<tr>
<td>3</td>
<td>5</td>
<td>SN74LVC1G125 SOT23-5</td>
<td>U15,U17,U19,U29-30</td>
<td>TI</td>
<td>74LVC1G125DBVRE4</td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>27MHZ OSC003</td>
<td>U1</td>
<td>DIGI-KEY</td>
<td>SG-8002CA-PCC-ND (27.00M)</td>
</tr>
<tr>
<td>5</td>
<td>1</td>
<td>SN74LVC1G32 SOT23-5</td>
<td>U6</td>
<td>TI</td>
<td>SN74LVC1G32DBVRE4</td>
</tr>
<tr>
<td>6</td>
<td>1</td>
<td>74LVTH16244MT D TSSOP48</td>
<td>U10</td>
<td>FAIRCHILD</td>
<td>74LVTH16244MTD</td>
</tr>
<tr>
<td>7</td>
<td>3</td>
<td>74LVTH16245MT D TSSOP48</td>
<td>U11,U14,U16</td>
<td>FAIRCHILD</td>
<td>74LVTH16245MTD</td>
</tr>
<tr>
<td>8</td>
<td>1</td>
<td>ADP3336ARMZ MSOP8</td>
<td>VR1</td>
<td>ANALOG DEVICES</td>
<td>ADP3336ARMZ-REE</td>
</tr>
<tr>
<td>9</td>
<td>1</td>
<td>10MA AD1580BRTZ SOT23D</td>
<td>D1</td>
<td>ANALOG DEVICES</td>
<td>AD1580BRTZ-REEL7</td>
</tr>
<tr>
<td>10</td>
<td>3</td>
<td>AD8061ARTZ SOT23-5</td>
<td>U3-5</td>
<td>ANALOG DEVICES</td>
<td>AD8061ARTZ-REEL</td>
</tr>
<tr>
<td>Ref.</td>
<td>Qty.</td>
<td>Description</td>
<td>Reference Designator</td>
<td>Manufacturer</td>
<td>Part Number</td>
</tr>
<tr>
<td>------</td>
<td>------</td>
<td>----------------------</td>
<td>----------------------</td>
<td>--------------</td>
<td>--------------</td>
</tr>
<tr>
<td>11</td>
<td>8</td>
<td>AD8606ARZ SOIC8</td>
<td>U20-23,U25-28</td>
<td>ANALOG DEVICES</td>
<td>AD8606ARZ</td>
</tr>
<tr>
<td>12</td>
<td>1</td>
<td>AD1836AASZ MQFP52</td>
<td>U24</td>
<td>ANALOG DEVICES</td>
<td>AD1836AASZ</td>
</tr>
<tr>
<td>13</td>
<td>1</td>
<td>ADV7179KCPZ LFCSP40</td>
<td>U7</td>
<td>ANALOG DEVICES</td>
<td>ADV7179KCPZ</td>
</tr>
<tr>
<td>14</td>
<td>1</td>
<td>ADV7183BKSTZ LQFP80</td>
<td>U2</td>
<td>ANALOG DEVICES</td>
<td>ADV7183BKSTZ</td>
</tr>
<tr>
<td>15</td>
<td>1</td>
<td>DIP 8 DIP8SOC</td>
<td>U8</td>
<td>MILL-MAX</td>
<td>614-43-308-31-007000</td>
</tr>
<tr>
<td>16</td>
<td>3</td>
<td>0.05 45x2 CON018</td>
<td>P1-3</td>
<td>SAMTEC</td>
<td>TFC-145-32-F-D</td>
</tr>
<tr>
<td>17</td>
<td>3</td>
<td>.05 45X2 CON019</td>
<td>J1-3</td>
<td>SAMTEC</td>
<td>SFC-145-T2-F-D-A</td>
</tr>
<tr>
<td>18</td>
<td>1</td>
<td>RCA 3X2 CON024</td>
<td>J7</td>
<td>SWITCH-CRAFT</td>
<td>PJRAS3X2S01X</td>
</tr>
<tr>
<td>19</td>
<td>5</td>
<td>IDC 3X2 IDC3X2_SMT</td>
<td>JP1,JP5-7,JP9</td>
<td>SAMTEC</td>
<td>TSM-103-01-T-DV</td>
</tr>
<tr>
<td>20</td>
<td>1</td>
<td>IDC 16X2 IDC16X2RASOC</td>
<td>J4</td>
<td>SAMTEC</td>
<td>SSW-116-02-F-D-RA</td>
</tr>
<tr>
<td>21</td>
<td>1</td>
<td>IDC 13X2 IDC13X2_M_SMT</td>
<td>JP3</td>
<td>SAMTEC</td>
<td>TSM-113-01-T-DV</td>
</tr>
<tr>
<td>22</td>
<td>2</td>
<td>IDC 4X2 IDC4X2_M_SMT</td>
<td>JP4,JP8</td>
<td>SAMTEC</td>
<td>TSM-104-01-T-DV</td>
</tr>
<tr>
<td>23</td>
<td>1</td>
<td>FPDI 31PIN CON034</td>
<td>P6</td>
<td>FCI</td>
<td>68737-428HLF</td>
</tr>
<tr>
<td>24</td>
<td>1</td>
<td>IDC 13x2RA IDC13x2_F_RA</td>
<td>J6</td>
<td>SAMTEC</td>
<td>SSW-113-02-F-D-RA</td>
</tr>
<tr>
<td>25</td>
<td>1</td>
<td>IDC 3X1 IDC3X1</td>
<td>JP2</td>
<td>FCI</td>
<td>90726-403HLF</td>
</tr>
<tr>
<td>26</td>
<td>1</td>
<td>IDC 2X2 IDC2X2</td>
<td>JP10</td>
<td>SULLINS</td>
<td>PBC02DAAN</td>
</tr>
<tr>
<td>27</td>
<td>8</td>
<td>0.22UF 25V 10% 0805</td>
<td>C73,C85,C101, C112,C120-121, C135,C138</td>
<td>AVX</td>
<td>08053C224FAT</td>
</tr>
<tr>
<td>28</td>
<td>1</td>
<td>33 1/10W 5% 0805</td>
<td>R49</td>
<td>VISHAY</td>
<td>CRCW080533R0JNEA</td>
</tr>
<tr>
<td>Ref.</td>
<td>Qty.</td>
<td>Description</td>
<td>Reference Designator</td>
<td>Manufacturer</td>
<td>Part Number</td>
</tr>
<tr>
<td>------</td>
<td>------</td>
<td>-------------------------------------</td>
<td>----------------------</td>
<td>--------------</td>
<td>-------------------------------</td>
</tr>
<tr>
<td>29</td>
<td>1</td>
<td>1.5K 1/10W 5% 0805</td>
<td>R1</td>
<td>VISHAY</td>
<td>CRCW08051K50FKEA</td>
</tr>
<tr>
<td>30</td>
<td>6</td>
<td>10UF 16V 10% B</td>
<td>CT1-4,CT12-13</td>
<td>AVX</td>
<td>TAJB106K016R</td>
</tr>
<tr>
<td>31</td>
<td>5</td>
<td>600 100MHZ 200MA 0603</td>
<td>FER4-8</td>
<td>DIGI-KEY</td>
<td>490-1014-2-ND</td>
</tr>
<tr>
<td>32</td>
<td>4</td>
<td>600 100MHZ 500MA 1206</td>
<td>FER1-3,FER9</td>
<td>STEWARD</td>
<td>HZ1206B601R-10</td>
</tr>
<tr>
<td>33</td>
<td>10</td>
<td>10UF 16V 20% CAP002</td>
<td>CT5-11,CT14-16</td>
<td>PANASONIC</td>
<td>EEE1CA100SR</td>
</tr>
<tr>
<td>34</td>
<td>2</td>
<td>22 1/10W 5% 0805</td>
<td>R53,R55</td>
<td>VISHAY</td>
<td>CRCW080522R0JNEA</td>
</tr>
<tr>
<td>35</td>
<td>6</td>
<td>0.68UH 10% 0805</td>
<td>L1-3,L7-9</td>
<td>MURATA</td>
<td>LQM21NNR68K10D</td>
</tr>
<tr>
<td>36</td>
<td>1</td>
<td>.082UF 50V 5% 0805</td>
<td>C5</td>
<td>AVX</td>
<td>08055C823JAT2A</td>
</tr>
<tr>
<td>37</td>
<td>3</td>
<td>2.2UH 10% 0805</td>
<td>L4-6</td>
<td>DIGI-KEY</td>
<td>490-1119-2-ND</td>
</tr>
<tr>
<td>38</td>
<td>4</td>
<td>22 125MW 5% RNS001</td>
<td>RN1-4</td>
<td>CTS</td>
<td>744C083220JP</td>
</tr>
<tr>
<td>39</td>
<td>1</td>
<td>147.0K 1/10W 1% 0805</td>
<td>R36</td>
<td>DIGI-KEY</td>
<td>311-147KCRTR-ND</td>
</tr>
<tr>
<td>40</td>
<td>1</td>
<td>76.8K 1/10W 1% 0805</td>
<td>R38</td>
<td>DIGI-KEY</td>
<td>311-76.8KCRTR-ND</td>
</tr>
<tr>
<td>41</td>
<td>1</td>
<td>1.2K 1/16W 5% 0402</td>
<td>R42</td>
<td>PANASONIC</td>
<td>ERJ-2GEJ122X</td>
</tr>
<tr>
<td>42</td>
<td>57</td>
<td>0.1UF 16V 10% 0603</td>
<td>C1,C4,C7-8,C10-15,</td>
<td>AVX</td>
<td>0603YC104KAT2A</td>
</tr>
<tr>
<td>Ref.</td>
<td>Qty.</td>
<td>Description</td>
<td>Reference Designator</td>
<td>Manufacturer</td>
<td>Part Number</td>
</tr>
<tr>
<td>------</td>
<td>------</td>
<td>------------------------------</td>
<td>----------------------</td>
<td>--------------</td>
<td>------------------</td>
</tr>
<tr>
<td>43</td>
<td>11</td>
<td>0.01UF 16V 10% 0603</td>
<td>C2-3,C6,C16,C25,</td>
<td>AVX</td>
<td>0603YC103KAT2A</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>C29,C36,C41,C50,</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>C58,C110</td>
<td></td>
<td></td>
</tr>
<tr>
<td>44</td>
<td>5</td>
<td>10UF 10V</td>
<td>C42,C45,C59,</td>
<td>PANASONIC</td>
<td>ECJ-2FF1A106Z</td>
</tr>
<tr>
<td></td>
<td></td>
<td>+80/-20% 0805</td>
<td>C79-80</td>
<td></td>
<td></td>
</tr>
<tr>
<td>45</td>
<td>2</td>
<td>1UF 16V 10% 0603</td>
<td>C27,C39</td>
<td>PANASONIC</td>
<td>ECJ-1VB1C105K</td>
</tr>
<tr>
<td>46</td>
<td>12</td>
<td>330PF 50V 5% 0603</td>
<td>C18,C20-21,C28,</td>
<td>AVX</td>
<td>06035A331JAT2A</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>C31,C35,C98,C104,</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>C107-108,C133,</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>C137</td>
<td></td>
<td></td>
</tr>
<tr>
<td>47</td>
<td>3</td>
<td>22 1/10W 5% 0603</td>
<td>R146-148</td>
<td>VISHAY</td>
<td>CRCW060322R0JNEA</td>
</tr>
<tr>
<td>48</td>
<td>19</td>
<td>10K 1/10W 5% 0603</td>
<td>R3-4,R10,R32,R37,</td>
<td>VISHAY</td>
<td>CRCW060310K0JNEA</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>R44-45,R47,R51,</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>R54,R56-60,R107,</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>R141,R149-150</td>
<td></td>
<td></td>
</tr>
<tr>
<td>49</td>
<td>2</td>
<td>100K 1/10W 5% 0603</td>
<td>R39-40</td>
<td>VISHAY</td>
<td>CRCW0603100KJNEA</td>
</tr>
<tr>
<td>50</td>
<td>8</td>
<td>0 1/10W 5% 0603</td>
<td>R2,R15,R20,R25,</td>
<td>PHYCOMP</td>
<td>232270296001L</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>R111,R115,R130,</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>R135</td>
<td></td>
<td></td>
</tr>
<tr>
<td>51</td>
<td>1</td>
<td>10 1/10W 5% 0603</td>
<td>R143</td>
<td>VISHAY</td>
<td>CRCW060310R0JNEA</td>
</tr>
<tr>
<td>52</td>
<td>6</td>
<td>1K 1/10W 5% 0603</td>
<td>R13-14,R18-19,R23-24</td>
<td>DIGI-KEY</td>
<td>311-1.0KGRTR-ND</td>
</tr>
<tr>
<td>53</td>
<td>4</td>
<td>237.0 1/10W 1% 0603</td>
<td>R64,R70,R106,R110</td>
<td>DIGI-KEY</td>
<td>311-237HRTR-ND</td>
</tr>
<tr>
<td>54</td>
<td>4</td>
<td>750.0K 1/10W 1% 0603</td>
<td>R65,R69,R127,R129</td>
<td>DIGI-KEY</td>
<td>311-750KHRTR-ND</td>
</tr>
<tr>
<td>55</td>
<td>6</td>
<td>11.0K 1/10W 1% 0603</td>
<td>R82,R90,R93-94,</td>
<td>DIGI-KEY</td>
<td>311-11.0KHRTR-ND</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>R123,R126</td>
<td></td>
<td></td>
</tr>
<tr>
<td>56</td>
<td>12</td>
<td>5.49K 1/10W 1% 0603</td>
<td>R75,R83,R86-87,</td>
<td>DIGI-KEY</td>
<td>311-5.49KHRTR-ND</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>R89,R99-101,R116,</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>R119,R131-132</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
## A-V EZ-Extender Bill of Materials

<table>
<thead>
<tr>
<th>Ref.</th>
<th>Qty.</th>
<th>Description</th>
<th>Reference Designator</th>
<th>Manufacturer</th>
<th>Part Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>57</td>
<td>6</td>
<td>3.32K 1/10W 1% 0603</td>
<td>R81,R91-92,R95, R124-125</td>
<td>DIGI-KEY</td>
<td>311-3.32KHRTR-ND</td>
</tr>
<tr>
<td>58</td>
<td>6</td>
<td>1.65K 1/10W 1% 0603</td>
<td>R74,R84-85,R88, R117-118</td>
<td>DIGI-KEY</td>
<td>311-1.65KHRTR-ND</td>
</tr>
<tr>
<td>59</td>
<td>6</td>
<td>49.9K 1/10W 1% 0603</td>
<td>R96-97,R108-109, R137-138</td>
<td>DIGI-KEY</td>
<td>311-49.9KHRTR-ND</td>
</tr>
<tr>
<td>60</td>
<td>6</td>
<td>604.0 1/10W 1% 0603</td>
<td>R98,R102-104,R133, R136</td>
<td>DIGI-KEY</td>
<td>311-604HRTR-ND</td>
</tr>
<tr>
<td>61</td>
<td>16</td>
<td>5.76K 1/10W 1% 0603</td>
<td>R61-63,R67,R72-73, R76-77,R105,R120-122,R128,R134, R139-140</td>
<td>DIGI-KEY</td>
<td>311-5.76KHRTR-ND</td>
</tr>
<tr>
<td>62</td>
<td>8</td>
<td>120PF 50V 5% 0603</td>
<td>C71,C74,C82-83, C127-128,C141, C143</td>
<td>AVX</td>
<td>06035A121JAT2A</td>
</tr>
<tr>
<td>63</td>
<td>12</td>
<td>100PF 50V 5% 0603</td>
<td>C77,C91-92,C97, C105-106,C109, C118,C129,C134, C13</td>
<td>AVX</td>
<td>06035A101JAT2A</td>
</tr>
<tr>
<td>64</td>
<td>10</td>
<td>1000PF 50V 5% 0603</td>
<td>C9,C24,C72,C86, C93,C100,C103, C111,C117,C119</td>
<td>PANASONIC</td>
<td>ECJ-1VC1H102J</td>
</tr>
<tr>
<td>65</td>
<td>6</td>
<td>220PF 50V 5% 0603</td>
<td>C87,C94-96, C125-126</td>
<td>PANASONIC</td>
<td>ECJ-1VC1H221J</td>
</tr>
<tr>
<td>66</td>
<td>6</td>
<td>680PF 50V 5% 0603</td>
<td>C84,C88-90, C122-123</td>
<td>PANASONIC</td>
<td>ECJ-1VC1H681J</td>
</tr>
<tr>
<td>67</td>
<td>6</td>
<td>2200PF 50V 5% 0603</td>
<td>C102,C113-114, C116,C140,C142</td>
<td>PANASONIC</td>
<td>ECJ-1VB1H222K</td>
</tr>
<tr>
<td>68</td>
<td>7</td>
<td>33.0 1/10W 1% 0603</td>
<td>R5,R8,R33,R68, R142,R144-145</td>
<td>DIGI-KEY</td>
<td>311-33.0HRTR-ND</td>
</tr>
<tr>
<td>69</td>
<td>6</td>
<td>2.74K 1/10W 1% 0603</td>
<td>R71,R78-80, R112-113</td>
<td>DIGI-KEY</td>
<td>311-2.74KHRTR-ND</td>
</tr>
<tr>
<td>Ref.</td>
<td>Qty.</td>
<td>Description</td>
<td>Reference Designator</td>
<td>Manufacturer</td>
<td>Part Number</td>
</tr>
<tr>
<td>------</td>
<td>------</td>
<td>------------------------------</td>
<td>----------------------</td>
<td>--------------</td>
<td>----------------------</td>
</tr>
<tr>
<td>70</td>
<td>12</td>
<td>75.0 1/10W 1% 0603</td>
<td>R11-12,R16-17,R21-22,R26-31</td>
<td>DALE</td>
<td>CRCW060375R0FKEA</td>
</tr>
<tr>
<td>71</td>
<td>1</td>
<td>680 1/8W 5% 1206</td>
<td>R114</td>
<td>VISHAY</td>
<td>CRCW1206680RFNEA</td>
</tr>
<tr>
<td>72</td>
<td>1</td>
<td>150.0 1/8W 1% 1206</td>
<td>R41</td>
<td>VISHAY</td>
<td>CRCW1206150RFKEA</td>
</tr>
<tr>
<td>73</td>
<td>1</td>
<td>GREEN LED001</td>
<td>LED1</td>
<td>PANASONIC</td>
<td>LN1361CTR</td>
</tr>
<tr>
<td>74</td>
<td>2</td>
<td>3.5MM DUAL_STEREO CON066</td>
<td>J8-J9</td>
<td>SWITCH-CRAFT</td>
<td>35RAPC7JS</td>
</tr>
<tr>
<td>75</td>
<td>1</td>
<td>3.5MM STEREO_JACK CON_SJ-3523-SMT</td>
<td>J10</td>
<td>DIGI-KEY</td>
<td>CP-3523SJCT-ND</td>
</tr>
</tbody>
</table>
Blackfin A-V EZ-Extender Schematic
INDEX

Numerics
2-wire interface (TWI)
 signals, 1-4, 2-5
 source selection jumpers, 2-8

A
AD1836A audio codecs, 2-5, 2-6, 2-10, 2-13
ADSP-BF533/37/61 processors
 flag pins, 2-5, 2-9, 2-14
 parallel peripheral interfaces (PPI0-1), 1-2, 1-4, 1-6, 2-4
 serial peripheral interface (SPI), 1-3
SPORT signals, 2-13
ADV7179 video encoders
 connections, 1-4
 HREF connect jumper, 2-10
 VSYNC connect jumper, 2-10
ADV7183B video decoders
 connections, 1-4
 HSYNC disconnect jumper, 2-9
 output enable jumper, 2-10
 VSYNC connect jumper, 2-9

B
bidirectional buffers, 2-2
bill of materials, A-1
block diagram, of AV EZ-Extender, 2-3
board schematic (Blackfin AV EZ-Extender), B-1

C
camera module interfaces, 1-4, 2-11
connectors
 DB9, 1-6
 J4 (OmniVision camera), 1-5
Index

**D**
- data
  - clock, 2-2
    - pins, See PPI0_Dx, PPI1_Dx
  - DB9 connector, 1-6
  - DR0PRI net, 2-6
  - DR0SEC net, 2-6
  - DT0PRI net, 2-6
  - DT0SEC net, 2-6
  - Dx pins, 2-5

**E**
- example programs, 1-7
- expansion interface, 1-3, 1-4, 2-4
- EXT_VID_CLK net, 2-11

**F**
- flag pins, ADSP-BF533/37/61 processors, 2-5, 2-9, 2-14
- FLAG_SCL_DIR_CTRL net, 2-5
- FLAG_SDA net, 2-5
- flat panel display interface, See FPDI
- FODD (OmniVision control) signal, 2-10
- FPDI
  - connections, xi, 1-6, 2-2
  - HS signal, 2-4, 2-5
  - VS signal, 2-4, 2-5
- frame sync signals, 2-2, 2-14

**G**
- general-purpose flags, 2-10, 2-12, 2-13, 2-15

**H**
- HREF
  - connection jumper, 2-10
  - signal, 2-4
- HS signal, 2-4, 2-5
- HSYNC
  - disconnect jumper, 2-9
  - signal, 2-4

**I**
- I2S mode, 1-3, 2-6, 2-13
- installation, of Blackfin AV EZ-Extender, 1-2
- interfaces, See audio interface, video interface, flat panel display interface, camera module interfaces

**J**
- JP10.1/2 (audio loop-back) jumper, 2-15
- JP10.3/4 (audio loop-back) jumper, 2-15
- JP1.1/2 (video loop-back) jumper, 2-8
- JP1.3/4 (video loop-back) jumper, 2-8
- JP1.5/6 (video loop-back) jumper, 2-8
- JP2 (voltage select) jumper, 2-8
- JP3.11/12 (ADV7183B HSYNC disconnect) jumper, 2-9
- JP3.13/14 (ADV7183B VSYNC connect) jumper, 2-9
- JP3.15/16 (ADV7179 HREF connect) jumper, 2-10
- JP3.17/18 (ADV7179 VSYNC connect) jumper, 2-10
- JP3.19/20 (ADV7183B enable) jumper, 2-10
- JP3.21/22 (SNAPSHOT_FODD) jumper, 2-5, 2-10
- JP3.3/5/7 (TWI source) jumper, 2-4, 2-5, 2-8
JP3.4/6/8 (TWI source) jumper, 2-4, 2-5, 2-8
JP3.9/10 (PDWN connect) jumper, 2-4, 2-5, 2-9
JP4.1/2 (PPI clock) jumper, 2-4, 2-5, 2-11
JP4.3/4 (PPI clock) jumper, 2-4, 2-5, 2-11
JP4.5/6 (PPI clock) jumper, 2-4, 2-5, 2-11
JP4.7/8 (PPI clock) jumper, 2-4, 2-5, 2-11
JP5.1/2 (PPI0 data enable) jumper, 2-11
JP5.3/4 (video out control) jumper, 2-4, 2-5, 2-12
JP5.5/6 (video out control) jumper, 2-4, 2-5, 2-12
JP6.1/3/5 (PPIO_SYNC1 direct) jumper, 2-4, 2-12
JP6.2/4/6 (PPI0_SYNC2 direct) jumper, 2-4, 2-13
JP7.1/2 (I2S enable) jumper, 1-3, 2-6, 2-13
JP7.3/4 (SPORT connect) jumper, 2-6, 2-13
JP7.5/6 (SPORT connect) jumper, 2-6, 2-13
JP8.1/3/5 (video out SYNC select) jumper, 2-4, 2-5, 2-14
JP8.2/4/6 (video out SYNC select) jumper, 2-4, 2-5, 2-14
JP8.7/8 (video out SYNC enable) jumper, 2-4, 2-5, 2-14
JP9.1/3/5 (reset) jumper, 2-14
JP9.2/4/6 (PPI0 direction) jumper, 2-4, 2-15
jumpers
See also jumpers by name (JPx)
map of locations, 2-7

M
Micron camera
interface, xi
connector (J6), 1-5
MISO net, 2-6
MOSI net, 2-6
multibit sigma-delta architecture, 1-3

O
OmniVision camera
interface, x, 1-5, 2-5, 2-9
connector (J4), 1-5
control signal (FODD), 2-10

P
parallel peripheral interfaces
See also PPI0, PPI1, ADSP-BF533/37/61 processors
audio module connections, 1-4
camera module connections, 1-6
clock setup jumpers, 2-11
driving VID_OUT bus, 2-12, 2-14
of ADSP-BF533/37/61 EZ-KIT Lites, 2-2
PDWN
connect jumper, 2-9
input signal, 2-5
PIXEL_CLK net, 2-11
PPI0
data bus enable jumper, 2-11
data direction setup jumper, 2-15
frame SYNC signals, 2-9
PPI0_CLK net, 2-4, 2-11
PPI0_Dx nets, 2-4, 2-15
PPI0_SYNC1-2
direction setup jumpers, 2-12, 2-13
nets, 2-4
PPI1_CLK net, 2-5, 2-11
PPI1_Dx nets, 1-3, 2-4, 2-5, 2-14
Index

PPI1_FS1-2 nets, 2-5
product overview, x

R
RCA phono jacks, x
reset, 1-3
  AD1836A, 1-3
RFS0 net, 2-6
RSCLK0 net, 2-6

S
schematic, of Blackfin AV EZ-Extender, B-1
SCK net, 2-5
serial peripheral interface, See SPI
setup, of this EZ-Extender, 1-2
SNAPSHOT_FODD disconnect jumper, 2-10
SNAPSHOT_FODD_SSEL net, 2-5
SNAPSHOT (Kodak camera) signal, 2-10
SPI
  serial clock (SCK), 2-5
  serial input data signal (MISO), 2-6
  serial output data signal (MOSI), 2-6
SPORT
  configuring for I2S mode, 2-13
  data connect jumpers, 2-13
SPORT0
  connections, 1-3, 2-2
  receive clock signal (RSCLK0), 2-6
  receive frame SYNC signal (RFS0), 2-6
  transmit clock signal (TSCLK0), 2-6
  transmit frame SYNC signal (TFS0), 2-6
system
  architecture, of Blackfin AV EZ-Extender, 2-2
  reset, 2-14

T
technical support, xiii
TFS0 net, 2-6
time-division multiplexed (TDM) mode, 1-3
TSCLK0 net, 2-6

U
unidirectional buffers, 2-2

V
VDEC_CLKOUT net, 2-11
video
  interface, 1-4, 2-2, 2-4, 2-5
  decoders, See ADV7183B video decoders
  encoders, See ADV7179 video encoders
test loopback jumpers, 2-8
VID_IN bus, 2-2, 2-4, 2-10
VID_OUT bus
  control jumpers, 2-12
  signals, 2-2, 2-4
  SYNC enable jumper, 2-14
  SYNC source select jumpers, 2-14
  voltage selection jumper, 2-8
VS signal, 2-4, 2-5
VSYNC connect jumper, 2-9, 2-10