Preventing Start-Up Issues Due to Output Inrush in Switching Converters

By Fil Paulo Balat, Jefferson Eco, and James Macasaet

Abstract

Switching converters on applications demanding reduced output noise may encounter delayed startup, or may not startup at all, due to excessive output inrush. Output inrush current, attributed to inappropriate design of output filters and its impact, can be minimized by increasing the soft start time, increasing the switching frequency, or decreasing the output capacitance. In this article, practical design considerations toward preventing start-up issues due to excessive output inrush will be presented.

Introduction

Many switching converter designs are driven by stringent output noise requirements. The demand for low output noise has pushed designers to implement heavy output filtering, such as using several capacitors at the output. With increased capacitance across the output rail, excessive inrush current may become an issue during startup that can potentially lead to inductor saturation or damage of the power switch.

The power switch of a monolithic switching regulator is internal to the chip, as opposed to a switching controller. This is an ideal approach on point-of-load switching converter applications, because of advantages like smaller PCB footprint and better design of the gate-drive circuit. This means that protection against overcurrent becomes a necessity to avoid damaging not only the switch, but the regulator chip itself. The ADP5070 dual, high performance dc-to-dc monolithic switching regulator is an example, as illustrated in Figure 1.

To prevent damage during output overload condition or startup when high current flows through the internal switch, switching regulator manufacturers employ different current-limiting techniques on monolithic switching regulators. Despite the existence of current-limit protection, the switching regulator may not properly operate as intended, especially during startup. For instance, with hiccup mode as the current-limit protection, at initial power-up when the output capacitor is still fully discharged, the switching regulator may enter hiccup mode, causing a longer start-up time or

Figure 1. Switching converter using ADP5070 regulator.
potentially not starting up at all. The output capacitor may pull excessive inrush current that, in addition to the load, causes the inductor current to go high and hit the hiccup mode current-limit threshold.

**Overcurrent Protection Schemes**

Integrating the power switch inside switching converters makes the current-limiting protection a basic function. Three commonly used current-limiting schemes are: constant current-limiting, foldback current-limiting, and hiccup mode current-limiting.

**Constant Current-Limiting**

For a constant current-limiting scheme, the output current is held constant to a specific value ($I_{\text{LIMIT}}$) when an overload condition occurs. As a result, the output voltage drops. This scheme is implemented by using cycle-by-cycle current-limiting that utilizes the peak inductor current information through the power switch to detect the overload condition.

![Figure 2. Cycle-by-cycle constant current-limiting.](image)

Figure 2 shows a typical inductor current of a buck converter during normal and overload conditions for the peak current-limiting scheme. During overload condition, as illustrated by $I_{\text{LIMIT}}$, the switching cycle is terminated when the peak current detected is greater than the predetermined threshold.

In the constant current-limiting scheme, the output current is maintained at $I_{\text{LIMIT}}$, resulting in high power dissipated in the regulator. This power dissipation causes the junction temperature to increase, which may exceed thermal limits.

**Foldback Current-Limiting**

The foldback current-limiting scheme partially solves the issue with constant current-limiting, helping to keep the transistor in its safe operating area under fault or overload conditions. Figure 3 shows the comparison of the $V_{\text{OUT}}$ vs. $I_{\text{OUT}}$ response curves between the constant and foldback current-limiting schemes. The reduction in output current ($I_{\text{s}}$), as opposed to constant current-limiting, reduces power dissipation, thus reducing the thermal stress on the switching converter.

![Figure 3. $V_{\text{OUT}}$ vs. $I_{\text{OUT}}$ curve of constant and foldback schemes.](image)

The disadvantage of this scheme is that it is not fully self-recoverable. Due to its foldback nature and depending on the nature of the load, the operating point could fall into the foldback region toward the short circuit operating point once the current-limit threshold was reached or exceeded. This would require power cycling the part or re-enabling the part to get back to the normal operating condition.

**Hiccup Mode Current-Limiting**

In a hiccup mode current-limiting scheme, the converter switching goes into a series of short burst of pulses followed by sleep time—hence the name hiccup. Once an overload condition occurs, the switching converter enters hiccup mode, where sleep time refers to the switch being turned off for a predefined period of time. At the end of the sleep time, the switching converter attempts to start again from soft start. If the current limit fault is cleared, the device resumes normal operation—otherwise, it re-enters hiccup mode.

The hiccup mode current-limiting scheme overcomes the drawbacks of the two overcurrent protections discussed. Firstly, it solves the thermal dissipation problem, as the sleep time reduces the average load current that allows the converter to cool down. Secondly, it allows smooth autorecovery once the overload condition is removed.

However, some issues may arise if the hiccup mode detector is active during startup. Excessive inrush current, in addition to the load current, may cause the inductor current to go beyond the current limit threshold, which triggers hiccup mode and prevents the converter from starting up. For example, the negative output of the inverting regulator of ADP5071, configured to have an output voltage of -15 V and 100 mA output current with around 63 μF of total output capacitance, is not starting up after powering from a 3.3 V power supply. The negative rail is under hiccup mode, as shown in Figure 4, which is triggered by the large output inrush current. Inductor current peak goes to around 1.5 A, exceeding the typical current-limit threshold of around 1.32 A.
Also, if there’s excessive inrush due to large output capacitance, the converter may get unexpected longer start-up time, as shown in Figure 5.

Refer to the three basic switching topologies shown in Figure 6. When the inductor is at the output rail, the topology is a buck. When it is at the input rail, the topology is a boost. And when the inductor is at the ground rail, the topology is an inverting buck-boost.

During steady-state condition, the average current (I_{OUT\_AVE}) on the output rail must be equal to the output current since the average current on the capacitor is zero. For a buck topology, I_{L\_AVE} = I_{OUT}. However, for the boost and the inverting buck-boost topologies, I_{D\_AVE} = I_{OUT}.

For boost and inverting buck-boost topologies, it is only during switch-off time that current flows through the diode. Therefore, I_{D\_AVE} = I_{L\_AVE} during switch turn off. Refer to Figure 7 in deriving the average inductor current with respect to the output current. The rectangular area in green during switch-off time is the average diode current I_{D\_AVE}, with height equal to I_{L\_AVE}, and width equal to T_{OFF}. This current all goes to the output and, therefore, can be translated into a rectangular area averaged to a width of T and with height I_{OUT}.

\[ I_{L\_AVE} \times (T - T_{ON}) = I_{OUT} \times T \]
\[ I_{L\_AVE} = \frac{I_{OUT}}{D} \]

where, \( D = \frac{T_{ON}}{T} \)
Table 1. Average Inductor Current and Duty Cycle Inductor Current Peak

<table>
<thead>
<tr>
<th>Topology</th>
<th>Inductor Current</th>
<th>Duty Cycle</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bluck</td>
<td>$I_{L-AVE} = I_{OUT}$</td>
<td>$D = \frac{V_{OUT}}{V_{IN}}$</td>
</tr>
<tr>
<td>Boost</td>
<td>$I_{L-AVE} = \frac{I_{OUT}}{(1 - D)}$</td>
<td>$D = \frac{V_{OUT} - V_{IN}}{V_{OUT}}$</td>
</tr>
<tr>
<td>Buck-boost</td>
<td></td>
<td>$D = \frac{</td>
</tr>
</tbody>
</table>

Switch turn-on time can be easily related to duty cycle and switching frequency as in Equation 4. It is therefore more convenient to use voltsecond products during switch turn-on than switch turn-off in the succeeding formula.

$$t_{ON} = \frac{V_{ON}}{L} \times \frac{1}{f_{SW}} = \frac{D}{f_{SW}}$$  (4)

Table 2 shows a summary of the inductor current ripple in the three different topologies. The voltseconds product term $V_{ON}$, based on Equation 3, is replaced by Equation 4, and the term $V_{ON}$ is replaced by the induced voltage across the inductor according to topology.

Table 2. Inductor Current Ripple

<table>
<thead>
<tr>
<th>Topology</th>
<th>Inductor Current Ripple</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bluck</td>
<td>$\Delta I_{L} = (V_{IN} - V_{OUT}) \times D$</td>
</tr>
<tr>
<td>Boost</td>
<td>$\Delta I_{L} = \frac{V_{OUT} \times D}{L \times f_{sw}}$</td>
</tr>
<tr>
<td>Buck-boost</td>
<td>$\Delta I_{L} = \frac{V_{OUT} \times D}{L \times f_{sw}}$</td>
</tr>
</tbody>
</table>

Looking back at the steady-state inductor current in Figure 8, it will be observed that the inductor current average simply lies at the geometrical center of the ramp or the swinging of waveform at the point $\Delta I_{L}/2$. Therefore, the inductor current peak is the sum of inductor current average and half of the inductor current ripple, as shown in Equation 5.

$$I_{L-PK} = I_{L-AVE} + \frac{\Delta I_{L}}{2}$$  (5)

Capacitor Inrush Current

The charging current or displacement current equation of the capacitor is defined in Equation 6. It states that current flows through a capacitor in correspondence to a rate of change of voltage across it.

$$I_{C} = C \times \frac{dV_{C}}{dt}$$  (6)
The capacitor charging current should be considered when choosing output capacitor values for switching converters. At startup, assuming that the capacitor voltage is equal to zero or no capacitor charge, the output capacitor will begin to charge and draw as much current depending on the total capacitance and rate of change of the capacitor voltage, until the capacitor voltage reaches steady-state.

The rising of the output voltage in switching converters is a controlled ramp with constant slope so the rate of change equation can be simplified, as shown in Equation 7. Change in output voltage (\(\Delta V\)) corresponds to the output voltage at steady-state and \(\Delta t\) corresponds to the time it takes for the output to reach its final value during startup, or what is commonly called soft start time.

\[
I_{\text{CAP}} = C_{\text{OUT}} \times \frac{\Delta V}{\Delta t} = C_{\text{OUT}} \times \frac{V_{\text{OUT}}}{t_{SS}}
\]  

(7)

If there is too much output capacitance (\(C_{\text{OUT}}\)) or if the soft start time is small, the current demanded from the regulator \(I_{\text{CAP}}\) may be too high, which may cause problems with the converter operation. This large amount of current impulse is referred to as the inrush current. Figure 9 shows capacitor inrush current and output voltage during the startup of an inverting buck-boost converter with an output of 15 V, 10 \(\mu\)F output capacitor, and 4 ms soft start time.

**Inductor Current Peak at Startup**

A simple boost converter circuit is shown on Figure 10. When the transistor switch is on close switch, current flows through the inductor while no current flows through the output rail. It is the discharging phase of \(C_{\text{OUT}}\) where the discharging current \(I_{\text{CAP}}\) goes to the output while none goes through the reverse-biased diode. When the transistor’s open switch is off, current \(I_{\text{D}}\) flows through the diode.

By Kirchhoff’s current law, the current through the output rail \(I_{\text{OUT}}\) must be equal to the sum of the current flowing through the output capacitor \(I_{\text{CAP}}\) and output load \(I_{\text{OUT}}\). This is described by Equation 8.

\[
I_{\text{OUT}} = I_{D} = I_{\text{CAP}} + I_{\text{OUT}}
\]  

(8)

This equation applies during every charging phase or when voltage is rising across the capacitor. Therefore, it is also applicable during the startup of a switching converter when the initial state of the output capacitor is discharged or when the output voltage is not yet in the steady-state value.

The inductor current peak during startup can be defined using Equation 5 and includes the impact of inrush current due to output capacitor. Equation 8 will be applied into the \(I_{\text{L-PK}}\) equations in Table 1, replacing \(I_{\text{OUT}}\) with \(I_{\text{OUT}} + I_{\text{CAP}}\). Inductor current peak equations during startup are summarized in Table 3.

**Table 3. Inductor Current Peak at Startup**

<table>
<thead>
<tr>
<th>Topology</th>
<th>Inductor Current Peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>Buck</td>
<td>(I_{\text{L-PK}} = \left( C_{\text{OUT}} \times \frac{V_{\text{OUT}}}{t_{ss}} \right) + \frac{V_{\text{IN}} - V_{\text{OUT}}}{2} \times D \times L \times f_{SW} )</td>
</tr>
<tr>
<td>Boost</td>
<td>(I_{\text{L-PK}} = \left( C_{\text{OUT}} \times \frac{V_{\text{OUT}}}{t_{ss}} \right) + \frac{V_{\text{IN}}}{2} \times D \times L \times f_{SW} \times (1 - D) )</td>
</tr>
<tr>
<td>Buck-boost inverter</td>
<td>(I_{\text{L-PK}} = \left( C_{\text{OUT}} \times \frac{V_{\text{OUT}}}{t_{ss}} \right) + \frac{V_{\text{OUT}}}{2} \times D \times L \times f_{SW} \times (1 - D) )</td>
</tr>
</tbody>
</table>

For any of the three topologies, the inductor current peak is proportional to \(I_{\text{OUT}}\). In terms of output current, the output capacitor must be designed at full load conditions.
Most applications require operation within a range of input voltage. So against input voltage, there is a difference between the buck and the other two topologies in terms of the magnitude of the dc and ac components voltage of the inductor current. This can be understood better through Figure 11. For the buck, as input voltage goes up, ac component voltage goes up. Average current is equal to output current, so the dc component voltage remains constant. Inductor current peak is therefore maximum at maximum input voltage.

Figure 11. Inductor current against input voltage.

For the boost and buck-boost inverter, as input voltage goes up, ac component voltage goes up—but dc component voltage goes down because of the impact to the average current by the duty cycle, as shown in Table 1. The dc component voltage dominates, so the inductor peak current is at its maximum rating at minimum input voltage. In terms of input voltage, design of the output capacitor must be done at the maximum input voltage for buck and at minimum input voltage for boost and buck-boost inverter.

Mitigating Impact of Inrush

Output Capacitor Filter

As shown in previous sections, too much capacitance at the output causes high inrush current that may cause the inductor current peak to reach the current-limit threshold during startup. Therefore, the right amount of capacitance is necessary to achieve smallest output voltage ripple, while maintaining good converter start-up performance.

For buck converters, the relationship between $C_{OUT}$ and the peak-to-peak voltage ripple is defined by Equation 9.

$$C_{OUT} = \frac{\Delta I}{8 \times f_{SW} \times V_{OUT \text{ripppk-pp}}}$$

Where:

$$\Delta I = \frac{(V_{IN} - V_{OUT}) \times D}{f_{SW} \times L}$$

For boost and inverting buck-boost converters, the relationship between $C_{OUT}$ and the peak-to-peak ripple is defined by Equation 10.

$$C_{OUT} = \frac{I_{OUT} \times D}{f_{SW} \times V_{OUT \text{ripppk-pp}}}$$

Note that these equations neglect the effect of parasitic elements on the capacitors and inductors. These, in line with the rated specifications of the converter, can help the designer in limiting the capacitors added to the output. A good balance of filtering level and output inrush current are key considerations.

Second-Stage LC Filter

In certain cases, switching transients occur on the output voltage, as shown in Figure 12. If the magnitude is significant, it becomes an issue to the output load. The switching spikes are primarily caused by the switching transitions of the current on the output rail, which is the diode current for boost and buck-boost inverters. They can be magnified due to the stray inductance on the PCB copper traces. Because the spikes are in much higher frequency than the switching frequency of the converter, the peak-to-peak ripple cannot be reduced by the output filter capacitor alone—additional filtering is needed.

Figure 12. Output voltage ripple with switching transients.

Figure 12 shows the periodic switching action of the inductor in a boost converter represented by the blue trace, and the output voltage ripple represented by the yellow trace. High frequency transients are observed within the ripple voltage upon the switching transitions of the inductor current.

A great article on analog.com that provides more insight on how to reduce the high frequency transients by second-stage LC filtering is “Designing Second Stage Output Filters for Switching Power Supplies” by Kevin Tompsett.

Ripple Measurement

The right measurement method is also important when getting the output voltage ripple. Incorrect measurement setup can result in inaccurate and high voltage ripple readings, potentially leading to over-design of the output capacitor. It is easy to make the mistake of putting too much capacitance at the output in the hopes of reducing voltage ripple without realizing the tradeoffs.

An application note done by Aldrick Limjoco entitled “Measuring Output Ripple and Switching Transients in Switching Regulators” should be of help. See the references for details.

Soft Start Feature

For boost and inverting buck-boost, a bigger impact is dictated by the increase of the dc component voltage of the inductor current. At lower input voltage, the increase in the duty cycle causes a big increase in the inductor current average as shown in Table 3—this is also illustrated in Figure 11. This means that the inrush current of the output capacitor has to be significantly reduced. It is achieved by increasing the soft start time ($t_{SS}$) in Equation 7.
Analog Dialogue 52-01, January 2018

IL-PK = 644 mA

Figure 13. Inductor current vs. soft start time.

Most switching regulators (t_SS) have a soft start feature that refers to its capability, in order to give designers option to adjust the rise time of output voltage during startup. Changing the value of a single resistor is often the convenient method of adjusting the soft start time. Figure 13 shows the start-up waveforms of a buck-boost inverter. A significant 25% decrease in inductor current peak can be seen by a change in soft start time from 4 ms to 16 ms.

Increasing the Switching Frequency

Figure 14 illustrates the impact to inductor current by change switching frequency (f_{SW}). Assuming that duty cycle D and output current are constant, the ac component voltage of the inductor current or Δ I/2 is affected by change in f_{SW}, while the dc component voltage is not. Inductor current peak being inversely proportional is therefore lower at higher switching frequencies.

ADP5070: An Example

How Large Can the Output Capacitance Be?

ADP5070 is a monolithic, dual-boost and inverting buck-boost regulator with hiccup mode current-limiting scheme as the overcurrent protection. Some customers forgot to consider the trade-off of putting too much capacitance at the output, especially at high duty cycle operating condition or at the minimum input voltage. This usually has led to start-up issues at the inverting output, because the inverting buck-boost regulator is designed with lower current-limit threshold than the boost regulator.

Figure 15 can be used as aid for application engineers as to how much capacitance is allowed at the output of ADP5070 to avoid start-up issues. Max C_{OUT} is shown vs. max I_{OUT} on different input and output voltage combinations, using the direct relationship of inductor peak current to output current, including inrush in Table 3’s equation. It will help in the design limits of the output capacitor values after having considered the optimum V_{OUT} ripple performance using either Equation 9 or Equation 10.

Both graphs were computed based on the shortest t_SS and the current-limit threshold of the regulator. External components were chosen to be of much higher current handling capability than the regulator. In other words, the numbers in these graphs will definitely increase in magnitude if the t_SS were increased.
ADP5070 VPOS, Max COUT Across Load Current for Various VIN, VOUT, and Inductor Values
(Soft Start Time = 4 ms, Switching Frequency = 1.2 MHz)

- VIN = 3.3 V, VOUT = 15 V, L = 6.8 µH
- VIN = 5 V, VOUT = 15 V, L = 10 µH
- VIN = 12 V, VOUT = 24 V, L = 15 µH
- VIN = 15 V, VOUT = 36 V, L = 15 µH

ADP5070 VNEG, Max COUT Across Load Current for Various VIN, VOUT, and Inductor Values
(Soft Start Time = 4 ms, Switching Frequency = 1.2 MHz)

- VIN = 3.3 V, VOUT = –5 V, L = 6.8 µH
- VIN = 3.3 V, VOUT = –15 V, L = 10 µH
- VIN = 5 V, VOUT = –5 V, L = 10 µH
- VIN = 5 V, VOUT = –15 V, L = 15 µH
- VIN = 12 V, VOUT = –24 V, L = 22 µH
- VIN = 15 V, VOUT = –24 V, L = 22 µH

Figure 16. Inductor current and induced voltage at startup.

Input Parameters:

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value 1</th>
<th>Value 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>V_IN</td>
<td>3.3 V</td>
<td>–15 V</td>
</tr>
<tr>
<td>f_SW</td>
<td>1.2 MHz</td>
<td></td>
</tr>
<tr>
<td>L</td>
<td>15 µH</td>
<td></td>
</tr>
<tr>
<td>V_Diode</td>
<td>0.5 V</td>
<td></td>
</tr>
<tr>
<td>C_OUT</td>
<td>10 µF</td>
<td></td>
</tr>
</tbody>
</table>

Computed vs. Measured Data

Figure 16 shows the start-up waveforms of the inductor induced voltage and current of the inverting regulator, while the data that follows in Figure 17 show the inductor current data both by computation using equation in Table 3 and measured bench data.

Computed vs. Measured Data

The data proves that inrush current is greatly reduced if t_SS is increased, thereby lowering inductor peak current. At 4 ms t_SS, the inverting regulator is already hitting the current-limit threshold of 0.6 A and has a tendency of having start-up issues. The remedy is to increase t_SS to 16 ms to give enough inductor peak current margin.
Conclusion

This article has shown that careful design of the output filter capacitor is important in designing switching converters. Good knowledge of the factors influencing the inductor peak current during startup helps avoid start-up issues. Boost and inverting buck-boost converters are more prone to these issues, especially those using the hiccup mode current-limiting scheme.

A direct relationship between the inductor peak current and output inrush current has been provided. It will prove to be useful when designing the output capacitors while keeping track of the inductor peak current against current-limit threshold. For the same output conditions, output inrush current can be minimized by increasing the soft start time or the converter switching frequency.

This article comes as a reference material when designing a dc-to-dc switching converter using the ADP5070/ADP5071/ADP5073/ADP5074/ADP5075 series of monolithic switching regulators of Analog Devices.

References


Fil Paulo S. Balat [fil.balat@analog.com] works as an applications engineer in ADI for power management, dc-to-dc products and has 17 years of experience in switching power supply design. His vast experience also involves flyback, quasi-resonant ac-to-dc converters for mobile phone chargers. Fil received his bachelor’s degree in electronics engineering from the Xavier University Ateneo de Cagayan, Philippines.

Jefferson Eco [jefferson.eco@analog.com] joined Analog Devices Philippines in May 2011 and currently works as an application development engineer. He graduated from Camarines Sur Polytechnic College Naga City, Philippines, with a bachelor’s degree in electronics engineering.

James Jasper Macasaet [james.macasaet@analog.com] received his B.S. degree in electronics engineering from the University of Santo Tomas, in Manila, Philippines, in April 2013 and is currently continuing his master’s in engineering at the University of Limerick. He is currently a systems applications development engineer in Analog Devices Philippines, in Metro Manila, Philippines, focusing on characterization of ADI high performance power management products over a range of mixed-signal products, such as DACs and ADCs. He has coauthored an application note on the topic of powering dual-supply, precision DACs in single-supply systems.