

# Maximize the Run Time in Automotive Battery Stacks Even as Cells Age

By **Tony Armstrong** and **Samuel Nork**

Share on   

Large battery stacks consisting of series-connected, high energy density, high peak power lithium polymer or lithium-iron phosphate (LiFePO4) cells are commonplace in applications ranging from all-electric vehicles (EVs or BEVs) and hybrid gas/electric vehicles (HEVs and plug-in hybrid electric vehicles or PHEVs) to energy storage systems (ESSs). The electric vehicle market, in particular, is projected to create tremendous demand for large arrays of series/parallel connected battery cells. The 2016 global PHEV sales were 775,000 units, with a forecast of 1,130,000 units for 2017. Despite the growing demand for high capacity cells, battery prices have remained quite high and represent the highest priced component in an EV or PHEV, with prices typically in the \$10,000 range for batteries capable of a few 100s of kilometers of driving range. The high cost may be mitigated by the use of low cost/refurbished cells, but such cells will also have a greater capacity mismatch, which, in turn, reduces the usable run time or drivable distance on a single charge. Even the higher cost, higher quality cells will age and mismatch with repeated use. Increasing stack capacity with mismatched cells can be done in two ways: either by starting with bigger batteries, which is not very cost effective, or by using active balancing, a new technique to recover battery capacity in the pack that is quickly gaining momentum.

## All Series-Connected Cells Need to Be Balanced

The cells in a battery stack are balanced when every cell in the stack possesses the same state of charge (SoC). SoC refers to the current remaining capacity of an individual cell relative to its maximum capacity as the cell charges and discharges. For example, a 10 A/hr cell with 5 A/hr of remaining capacity has a 50% SoC. All battery cells must be kept within a SoC range to avoid damage or lifetime degradation. The allowable SoC minimum and maximum levels vary from application to application. In applications where battery run time is of primary importance, all cells may operate between a minimum SoC of 20% and a maximum of 100% (or a fully charged state). Applications that demand the longest battery lifetime may constrain the SoC range from 30% minimum to 70% maximum. These are typical SoC limits found in electric vehicles and grid storage systems,

which utilize very large and expensive batteries with an extremely high replacement cost. The primary role of the battery management system (BMS) is to carefully monitor all cells in the stack and ensure that none of the cells are charged or discharged beyond the minimum and maximum SoC limits of the application.

With a series/parallel array of cells, it is generally safe to assume the cells connected in parallel will autobalance with respect to each other. That is, over time, the state of charge will automatically equalize between parallel connected cells as long as a conducting path exists between the cell terminals. It is also safe to assume that the state of charge for cells connected in series will tend to diverge over time due to a number of factors. Gradual SoC changes may occur due to temperature gradients throughout the pack or differences in impedance, self-discharge rates, or loading cell-to-cell. Although the battery pack charging and discharging currents tend to dwarf these cell-to-cell variations, the accumulated mismatch will grow unabated unless the cells are periodically balanced. Compensating for gradual changes in SoC from cell-to-cell is the most basic reason for balancing series connected batteries. Typically, a passive or dissipative balancing scheme is adequate to rebalance SoC in a stack of cells with closely matched capacities.

As illustrated in Figure 1a, passive balancing is simple and inexpensive. However, passive balancing is also very slow, generates unwanted heat inside the battery pack, and balances by reducing the remaining capacity in all cells to match the lowest SoC cell in the stack. Passive balancing also lacks the ability to effectively address SoC errors due to another common occurrence—capacity mismatch. All cells lose capacity as they age and they tend to do so at different rates for the same reasons state of charge cells in a series tend to diverge over time. Since the stack current flows in and out of all series cells equally, the usable capacity of the stack is determined by the lowest capacity cell in the stack. Only active balancing methods such as those shown in Figures 1b and Figure 1c can redistribute charge throughout the stack and compensate for lost capacity, due to mismatch from cell-to-cell.




Figure 1. Typical cell balancing topologies.

## Cell-to-Cell Mismatch Can Dramatically Reduce Run Time

Cell-to-cell mismatch in either capacity or SoC may severely reduce the usable battery stack capacity unless the cells are balanced. Maximizing stack capacity requires that the cells are balanced both during stack charging, as well as stack discharging. In the example shown in Figure 2, a 10-cell series stack comprised of (nominal) 100 A/hr cells with a  $\pm 10\%$  capacity error from the minimum capacity cell to the maximum is charged and discharged until predetermined SoC limits are reached. If SoC levels are constrained to between 30% and 70% and no balancing is performed, the usable stack capacity is reduced by 25% after a complete charge/discharge cycle relative to the theoretical usable capacity of the cells. Passive balancing could theoretically equalize each cell's SoC during the stack charging phase, but could do nothing to prevent cell 10 from reaching its 30% SoC level before the others during discharge. Even with passive balancing during stack charging, significant capacity is lost (not usable) during stack discharge. Only an active balancing solution can achieve capacity recovery by redistributing charge from high SoC cells to low SoC cells during stack discharging.

**No Active Balancing (30% to 70% SoC Limits)**

Cell #	Initial		Post-Discharge		Post-Discharge	
	Capacity (A/hr)	SoC (%)	Capacity (A/hr)	SoC (%)	Capacity (A/hr)	SoC (%)
1	110	100	47	43	77	70
2	100	100	37	37	67	67
3	100	100	37	37	67	67
4	100	100	37	37	67	67
5	100	100	37	37	67	67
6	100	100	37	37	67	67
7	100	100	37	37	67	67
8	100	100	37	37	67	67
9	100	100	37	37	67	67
10	90	100	27	30	57	63
Stack Capacity	1000		370		670	

Usable Stack Capacity: 670 A/hr to 370 A/hr = 300 A/hr  
(75% of 400 A/hr Theoretical Max Capacity → 100 A/hr lost)

Figure 2. Stack capacity loss example due to cell-to-cell mismatch.

Figure 3 illustrates how the use of ideal active balancing enables 100% recovery of the lost capacity due to cell-to-cell mismatch. During steady state use when the stack is discharging from its 70% SoC fully recharged state,

stored charge must in effect be taken from cell 1 (the highest capacity cell) and transferred to cell 10 (the lowest capacity cell)—otherwise cell 10 reaches its 30% minimum SoC point before the rest of the cells and the stack discharging must stop to prevent further lifetime degradation. Similarly, charge must be removed from cell 10 and redistributed to cell 1 during the charging phase—otherwise cell 10 reaches its 70% upper SoC limit first and the charging cycle must stop. At some point over the operating life of a battery stack, variations in cell aging will inevitably create cell-to-cell capacity mismatch. Only an active balancing solution can achieve capacity recovery by redistributing charge from high SoC cells to low SoC cells as needed. Achieving maximum battery stack capacity over the life of the battery stack requires an active balancing solution to efficiently charge and discharge individual cells to maintain SoC balance throughout the stack.

**100% Efficient (30% to 70% SoC Limits)**

Cell #	Initial		Post-Discharge		Post-Discharge	
	Capacity (A/hr)	SoC (%)	Capacity (A/hr)	SoC (%)	Capacity (A/hr)	SoC (%)
1	110	100	33	30	77	70
2	100	100	30	30	70	70
3	100	100	30	30	70	70
4	100	100	30	30	70	70
5	100	100	30	30	70	70
6	100	100	30	30	70	70
7	100	100	30	30	70	70
8	100	100	30	30	70	70
9	100	100	30	30	70	70
10	90	100	27	30	63	70
Stack Capacity	1000		370		700	

Usable Stack Capacity: 700 A/hr to 370 A/hr = 400 A/hr  
(100% of 400 A/hr Theoretical Max Capacity)

Figure 3. Capacity recovery due to ideal active balancing.

## High Efficiency, Bidirectional Balancing Provides Highest Capacity Recovery

The LTC3300-2 (see Figure 4) is a new product designed specifically to address the need for high performance active balancing. The LTC3300-2 is a high efficiency, bidirectional, active balance control IC that is a key piece of a high performance BMS system. Each IC can simultaneously balance up to six Li-Ion or LiFePO4 cells connected in series.




Figure 4. LTC3300-2 high efficiency, bidirectional, multicell active balancer.

SoC balance is achieved by redistributing charge between a selected cell and a substack of up to 12 or more adjacent cells. The balancing decisions and balancing algorithms must be handled by a separate monitoring device and system processor that controls the LTC3300-2. Charge is redistributed from a selected cell to a group of 12 or more neighboring cells in order to discharge the cell. Similarly, charge is transferred to a selected cell from a group of 12 or more neighbor cells in order to charge the cell. All balancers may operate simultaneously, in either direction, to minimize stack balancing time. The LTC3300-2 has an SPI bus compatible serial port. Devices can be connected in parallel using digital isolators. Multiple devices are uniquely identified by a part address determined by the A0 to A4 pins. On the LTC3300-2, four pins comprise the serial interface: CSBI, SCKI, SDI, and SDO. The SDO and SDI pins may be tie together, if desired, to form a single bidirectional port. Five address pins (A0 to A4) set the part address. All serial communication related pins are voltage mode with voltage levels referenced to the VREG and V- supplies.

Each balancer in the LTC3300-2 uses a nonisolated boundary mode synchronous flyback power stage to achieve high efficiency charging and discharging of each individual cell. Each of the six balancers requires its own transformer. The primary side of each transformer is connected across the cell to be balanced, and the secondary side is connected across 12 or more adjacent cells, including the cell to be balanced. The number of cells on the secondary side is limited only by the breakdown voltage of the external components. Cell charge and discharge currents are programmed by external sense resistors to values as high as 10+ amps, with corresponding scaling of the external switches and transformers. High efficiency is achieved through synchronous operation and the proper choice of components. Individual balancers are enabled via the BMS system processor and they will remain enabled until the BMS commands balancing to stop or a fault condition is detected.

### Balancer Efficiency Matters

One of the biggest enemies faced by a battery pack is heat. High ambient temperatures rapidly degrade battery lifetime and performance. Unfortunately,

in high current battery systems, the balancing currents must also be high in order to extend run times or to achieve fast charging of the pack. Poor balancer efficiency results in unwanted heat inside the battery system and must be addressed by reducing the number of balancers that can run at a given time or through expensive thermal mitigation methods. As shown in Figure 5, the LTC3300-2 achieves >90% efficiency in both the charging and discharging directions, which allows the balance current to be more than doubled relative to an 80% efficient solution with equal balancer power dissipation. Furthermore, higher balancer efficiency produces more effective charge redistribution, which, in turn, produces more effective capacity recovery and faster charging.

### Conclusion

New applications such as EVs, PHEVs, and ESSs are growing rapidly. The consumer expectation of a long operating life for batteries and reliable operation without performance loss remains unchanged. Automobiles, whether they be battery or gasoline powered, are expected to last for over five years without any perceptible degradation in performance. In the case of an EV or PHEV, performance equates to drivable range under battery power. EV and PHEV suppliers must provide not only high battery performance, but also a multiyear warranty that covers a minimum range to remain competitive. As the number and age of electric vehicles continues to grow, irregular cell aging within the battery pack is emerging as a chronic problem and primary source of run-time reduction. The operating time of a series-connected battery is always limited by the lowest capacity cell in the stack. It only takes one weak cell to compromise the whole battery. For the vehicle suppliers, replacing or refurbishing a battery under warranty due to insufficient range is a very expensive proposition. Preventing such a costly event can be accomplished by using larger, more expensive batteries for each and every cell, or by adopting a high performance active balancer such as the LTC3300-2 to compensate for cell-to-cell capacity mismatch due to nonuniform aging of the cells. With the LTC3300-2, a severely mismatched stack of cells has nearly the same run time as a perfectly matched stack of cells with the same average cell capacity.




Figure 5. LTC3300-2 power stage performance.

**Tony Armstrong**



Tony Armstrong [tony.armstrong@analog.com], marketing director of power products, joined the company in May of 2000. He is responsible for all aspects of the power conversion and management products from conception through obsolescence. Prior to joining Analog Devices, Tony held various positions in marketing, sales, and operations at Siliconix Inc., Semtech Corp., Fairchild Semiconductors, and Intel Corp. in Europe. He attained a B.S. (honors) in applied mathematics from the University of Manchester, England in 1981.

**Samuel Nork**



Sam Nork [sam.nork@analog.com] joined Linear Technology, now a part of Analog Devices, as a senior product engineer at the company's Milpitas, CA headquarters in 1988. In 1994, he relocated to the Boston area to start up and manage an analog IC design center, where he continues to work today. Sam has personally designed and released numerous integrated circuits in the area of portable power management, and is inventor/co-inventor on seven issued patents. As director of Analog Devices' Boston design center, Sam leads a team of nearly 100 people and oversees the day-to-day development activity for a wide variety of analog integrated circuits in areas including portable power management, high speed op amps, industrial ADCs, system monitors, and energy harvesting. Prior to his role at the design center, Sam worked for Analog Devices in Wilmington, MA as a product/test development engineer. He received A.B. and B.E. degrees from Dartmouth College.