Typical Drain Pulse Configuration

A typical configuration for HPA turn on/off through drain control is shown in Figure 1. A series FET turns on the high voltage to the HPA. The control circuit is required to convert a logic-level pulse to a higher voltage to turn on the series FET.

Complications of this configuration include:

- The switching of large currents requires a low inductance path from the bulk storage capacitance to the drain pin of the HPA.
- At turn off, the drain capacitance maintains a charge and needs an additional discharge path. This is accomplished with an additional FET Q2, which adds a constraint on the control circuit that Q1 and Q2 never be simultaneously enabled.
- In many cases, the series FET is an N-Channel device. This requires the control circuitry to produce a voltage higher than the HPA drain voltage for turn on.

The design approaches for the control circuitry are well known and proven. However, the continued desire for integrated packaging and reduced SWaP in phased array systems lead to a desire to eliminate this complication. In fact, the desire is to eliminate the drain control circuit entirely.

Answer:

In pulsed radar applications, rapid turn on/off of the high power amplifier (HPA) is required during the transition from transmit to receive operation. Typical transition time objectives can be less than 1 μs. Historically this has been implemented through drain control. Drain control necessitates switching large currents at voltages ranging from 28 V to 50 V. This is practical with known switching power techniques, but involves additional physical size and circuit complications. In modern phased array antenna developments, while demanding the lowest SWaP possible, it is desirable to eliminate the complications associated with drain switching on HPAs.

This article presents a unique, yet simple gate pulse drive circuit that provides an alternate method for fast HPA turn on/off and eliminates the circuitry involved with drain switching. Measured switching times are less than 200 ns, providing margin against a 1 μs objective. Additional features include bias programmability to account for part-to-part variation, a gate clamp protecting the HPA from an unintended gate voltage increase, and an overshoot compensation for pulse rise time optimization.

Figure 1. Traditional HPA pulsed drain configuration.
Proposed Gate Pulse Circuit

The gate drive circuit objective is to convert a logic level signal into an appropriate GaN HPA gate control signal. A negative voltage is required to set the appropriate bias current, and further negative voltage turns off the device. Thus, the circuit should accept a positive logic level input and convert to a pulse between two negative voltages. The circuit also needs to overcome the gate capacitance with a sharp rise time and minimal or no overshoot.

A concern with the gate bias setting is that a small increase in bias voltage can cause a significant increase in HPA current. This adds an objective that the gate control circuit should be very stable and have a clamp to prevent damage. Another concern is the variation in optimum bias voltage across parts for setting the desired drain current. This variation adds the desire to have an in-system, programmable gate bias feature.

The circuit shown in Figure 2 accomplishes all of the stated objectives. Op amp U1 is in an inverting single negative supply configuration. A precision DAC is used to set the op amp reference for gain on the V+ pin. When the logic input is high, the op amp clamps to the negative rail. When the input is low, the op amp output approaches a small negative value, as determined by the resistor values and the DAC setting. The inverting configuration was intentionally chosen to turn on the HPA when the logic input is low, or at ground, as a logic low has less voltage variation than a logic high. A rail-to-rail op amp is used with a large slew rate and adequate output current drive for the application.

Component values are chosen as follows:

- R1 and R2 set the op amp gain.
- DAC setting, along with R3 and R4, determines the reference voltage on the V+ pin of the op amp. The C1 and R3 are chosen for a low-pass filter noise.
- R5 and R6 form the important clamp feature. This occurs because the VCC pin on the op amp is referenced to ground so this is the maximum value at the op amp output. R5 and R6 provide a resistor divider to a –5 V supply.
- An unwanted effect of R5 is it slows the pulsed response due to the gate capacitance. This is compensated with the addition of C3 for a sharp pulse.
- C2 is chosen as a small value to limit any overshoot on the rising edge of the op amp output pulse.

![Figure 2. Proposed HPA gate drive circuit.](image)

![Figure 3. Test setup.](image)
Measured Data

The test setup used to validate the circuit is shown in Figure 3. Evaluation boards were used for the precision DAC, op amp, and HPA. A pulse generator was used to emulate a 1.8 V logic signal. The signal generator is on continuously and an RF sampling scope with an input bandwidth above the RF frequency is used to measure the HPA turn on/off of the RF signal.

The component values used in the test are listed in Table 1.

Table 1. Component Values Used

<table>
<thead>
<tr>
<th>Component</th>
<th>Value or Part Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>U1</td>
<td>LT1803</td>
</tr>
<tr>
<td>R1</td>
<td>1</td>
</tr>
<tr>
<td>R2</td>
<td>2.7</td>
</tr>
<tr>
<td>R3</td>
<td>1</td>
</tr>
<tr>
<td>R4</td>
<td>5</td>
</tr>
<tr>
<td>R5</td>
<td>2.2</td>
</tr>
<tr>
<td>R6</td>
<td>3</td>
</tr>
<tr>
<td>C1</td>
<td>0.47 µF</td>
</tr>
<tr>
<td>C2</td>
<td>10 pF</td>
</tr>
<tr>
<td>C3</td>
<td>180 pF</td>
</tr>
<tr>
<td>DAC</td>
<td>LTC2666</td>
</tr>
<tr>
<td>HPA</td>
<td>HMC1114</td>
</tr>
</tbody>
</table>

Measured turn-on time is shown in Figure 4. The time scale is at 500 ns per division, and the rise time of the RF signal is under 200 ns. For systems measuring timing from the beginning of the gate pulse to the end rising edge of the RF pulse, the turn-on time can be seen to be on the order of 300 ns, which demonstrates significant margin for systems allocating 1 μs for the transmit to receive transition.

Layout Considerations

A sizing study was done for a representative layout and is shown in Figure 6. The op amp section of the gate pulse circuit was placed adjacent to the RF path leading to the HPA input. The precision DAC is not shown and assumed to be placed in the control section, providing an input to multiple transmit channels. The layout study indicates the circuit can be added in practical, low cost PWB implementations with minimal additional space needed for the transmit RF circuitry.
Summary
A unique gate pulse circuit has been presented and evaluated for rapid HPA turn on/off.

Features include:
- <200 ns transition times.
- Compatibility with any logic input.
- Programmable bias for part-to-part variation.
- Clamp protection provided to set a maximum gate voltage.
- Rise time/overshoot compensation.
- Size supports high density phased array applications.

With the continued integration of advanced electronic systems demanding reduced physical footprints, it is envisioned that this circuit, and variations of its approach, will begin to proliferate in phased array applications requiring rapid HPA transition times.

Peter Delos [peter.delos@analog.com] is a technical lead at Analog Devices in the Aerospace and Defense Group. He received his B.S.E.E. from Virginia Tech in 1990 and M.S.E.E. from NJIT in 2004. He worked in the Naval Nuclear Power program from 1990 to 1997. This work included completion of the Naval Nuclear Power School Officer’s Program, and work as an instructor in a Naval submarine facility and as a lead electrical field engineer on the Seawolf-class submarines in Groton, CT.

In 1997, he accepted a position with Lockheed Martin in Moorestown, NJ, and began a prolific career developing receivers/exciters and synthesizers for multiple radar and EW programs. This experience encompassed architecture definition, detailed design, rapid prototypes, manufacturing coverage, field installations, and coordination, among many engineering disciplines. This work led the migration of phased array receiver/exciter electronics from centralized architectures to on-array digital beamforming systems.

In 2016, he accepted a position with Analog Devices in Greensboro, NC. He has nearly 20 years of experience in RF systems designing at the architecture level, PWB level, and IC level.

Jarrett Liner [jarrett.liner@analog.com] is an RF systems application engineer with Analog Devices, Inc., in the Aerospace and Defense Group in Greensboro, NC. He has significant experience in the area of RF system and component design.

Formerly, Jarrett was an applications engineer for GaN on SiC amplifiers for the military and aerospace sector. His prior experience also includes design and test of RF IC WLAN power amplifier and front-end modules for 13 years. He served 6 years in the United States Navy as an electronics technician. Jarrett received his B.S.E.E. from North Carolina Agricultural and Technical State University located in Greensboro, NC, in 2004.

When Jarrett isn’t simulating circuit solutions or taking data in the lab, he might be found mountain biking, teaching cycle class at the gym, running, or chasing his four kids around the yard.