



Data Sheet Revision for AD5428/AD5440/AD5447

Data Sheet Specification Comparison

Rev D

TIMING CHARACTERISTICS

All input signals are specified with $t_r = t_f = 1$ ns (10% to 90% of V_{DD}) and timed from a voltage level of $(V_{IL} + V_{IH})/2$. $V_{DD} = 2.5$ V to 5.5 V, $V_{REF} = 10$ V, $I_{OUT2} = 0$ V, temperature range for Y version: -40°C to $+125^{\circ}\text{C}$. All specifications T_{MIN} to T_{MAX} , unless otherwise noted.

Table 2.

Parameter ¹	Limit at T_{MIN} , T_{MAX}	Unit	Conditions/Comments
Write Mode			
t_1	0	ns min	R/\bar{W} to \bar{CS} setup time
t_2	0	ns min	R/\bar{W} to \bar{CS} hold time
t_3	10	ns min	\bar{CS} low time
t_4	10	ns min	Address setup time
t_5	0	ns min	Address hold time
t_6	6	ns min	Data setup time
t_7	0	ns min	Data hold time
t_8	5	ns min	R/\bar{W} high to \bar{CS} low
t_9	7	ns min	\bar{CS} min high time
Data Readback Mode			
t_{10}	0	ns typ	Address setup time
t_{11}	0	ns typ	Address hold time
t_{12}	5	ns typ	Data access time
	25	ns max	
t_{13}	5	ns typ	Bus relinquish time
	10	ns max	
Update Rate	21.3	MSPS	Consists of \bar{CS} min high time, \bar{CS} low time, and output voltage settling time

Rev E

Table 2. (Continued)

Parameter ¹	Limit at T_{MIN} , T_{MAX}	Unit	Conditions/Comments
t_3	10	ns min	\bar{CS} low time
t_4	10	ns typ	Address setup time
t_5	10	ns typ	Address hold time
t_6	6	ns min	Data setup time
t_7	0	ns min	Data hold time
t_8	5	ns min	R/\bar{W} high to \bar{CS} low
t_9	7	ns min	\bar{CS} min high time
Data Readback Mode			
t_{10}	0	ns typ	Address setup time
t_{11}	0	ns typ	Address hold time
t_{12}	5	ns typ	Data access time
	25	ns max	
t_{13}	5	ns typ	Bus relinquish time
	10	ns max	
Update Rate	21.3	MSPS	Consists of \bar{CS} min high time, \bar{CS} low time, and output voltage settling time

Data Sheet Specification Comparison

Rev D




Figure 2. Timing Diagram

04462-002

Rev E




Figure 2. Timing Diagram

002

- ▶ T4&T5 - tested across Temp and VDD, 1 unit
- ▶ T6 change - typo fix only