

INTRODUCTION

The AD9858 is a 1 GHz direct digital synthesizer (DDS) featuring a 10-bit DAC, an RF mixer, and on-chip PLL synthesis blocks. Used in conjunction, the various components of the AD9858 allow the user to construct translation loops (also known as offset loops), fractional divider loops, traditional integer-N PLL loops, as well as frequency synthesis directly from the DDS. Because different systems require different connections and different external components, each evaluation board was designed with a specific application in mind. This document addresses the evaluation board for using the DDS as the fractional divide element in a PLL loop, offering greater frequency resolution for a given reference frequency. Included is information on system requirements, installing the evaluation software, menus and buttons, and window environments. Documentation for the DAC output and translation loop boards is also accessible from the Design Tools section of the Analog Devices DDS website: www.analog.com/dds.

CIRCUIT OVERVIEW

In this circuit, an arbitrary external reference of 150 MHz is assumed (although any value up to 150 MHz could be used). The on-chip phase frequency detector compares this reference to the filtered output of the DDS and generates an error signal. This error signal drives the charge pump. The charge pump current passes through an external loop filter to an external VCO. The VCO generates the loop output signal, which is fed back to the loop as the clock signal for the DDS. The divide-by-2 block (on by default) must be left enabled for all DDS clock signals between 1 GHz and 2 GHz, because the maximum operating speed of the DDS is 1 GSPS. Output frequencies can be manipulated by either adjusting the reference signal or by digitally changing the frequency tuning word of the DDS. In a DDS, the DDS output frequency is related to its clock by the following equation:

$$F_o = \frac{FTW}{2^{32}} \times SYSCLK$$

In this circuit, the SYSCLK is $\frac{1}{2}$ of the output of the VCO. FTW is the frequency tuning word that can take on a range of values, $0 \leq FTW \leq 2^{31}$.




Figure 1. AD9858 Fractional Divider Evaluation Board

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

Equipment.....	3	Profiles Window.....	8
Installing from the CD.....	3	Frequency Sweep Setup Dialog Boxes.....	9
Installing from the Web.....	3	Readback Window.....	10
Main Program Window.....	3	Using the Evaluation Software with the Fractional Divider	
Buttons.....	4	Board.....	11
Menus.....	4	Electrical Connections.....	11
Control Window.....	5	ESD Caution.....	11
I/O Interface.....	6	Ordering Guide.....	12
PLL Fast Lock.....	7		

REVISION HISTORY

Revision 0: Initial Version

EQUIPMENT

In order to install and use this software and evaluation board, the user needs the following:

- 2 Power supplies
- 1 PC (Windows®95 or higher), with one free parallel printer port
- 1 Precision signal generator (to act as a stable clock source)
- 1 Spectrum analyzer for viewing the output waveform

Miscellaneous cables

INSTALLING FROM THE CD

1. Insert the CD-ROM into the CD drive.
2. On your desktop, open Windows Explorer.
3. Locate the setup.exe file.
4. Double-click the file and follow the instructions.

INSTALLING FROM THE WEB

1. From your browser, go to www.analog.com/dds.
2. Click the product selection guide link.
3. Click the AD9858 link, then the design tools link.
4. Click the install evaluation software link and follow the instructions that appear.

After starting the AD9858 evaluation software, the main program window appears. At the top of the screen are the File, PC I/O, View, and Help menus and the Load Setup, Save Setup, Reset, I/O Config, and FUD buttons.

MAIN PROGRAM WINDOW




Figure 2. Main Program Window

AD9858FDPCB

BUTTONS

The main program window has these buttons:

- The Load Setup and Save Setup buttons load a setup file and save the current setup to a setup file.
- The Reset button issues a master reset to the device (all registers are cleared and return to default values).
- The I/O Config button displays the I/O Config Interface where the user can specify whether to communicate with the device in parallel or serial mode. (The PC always communicates with the evaluation board in parallel mode).
- The FUD (Frequency Update) button issues a frequency update signal to the device. This updates the digital data being used by the DDS core to the current values stored in memory. Note that a submenu appears when the FUD button is clicked, allowing the user to specify whether the program should automatically issue FUDs or wait for the user to click the button.

MENUS

The AD9858 evaluation software is a menu-driven interface. This section describes the menus and associated commands.

File



Figure 3. File Menu

From the File menu, the user may load an existing setup, save the current setup, or exit the software.

PC I/O




Figure 4. PC I/O

From this menu, the user may

- Specify which port to use to communicate with the evaluation board, if there is more than one parallel port.
- Find the evaluation board that tells the computer to run a handshaking routine, confirming the presence of a functioning evaluation board.

View




Figure 5. View Menu

This menu allows the user to display various interface windows. Brief descriptions are given below for each of these windows, with detailed sections following.

- In the Preferences window, users can change the display color.




Figure 6. Preferences

- In the Control window, the user programs information about the clock, the power-down features, and the output options. The user can also set miscellaneous control register flags here.
- The Profiles window shows the current values for each of the user-defined profiles, allows the user to click a name to select a profile, and enables the user to set the parameters for frequency sweeping.
- The PLL Fast Lock window can be used to specify whether the device should use the PLL Fast Lock algorithm, and if so, what parameters it should incorporate into that algorithm.
- The Readback window displays all data currently programmed into the AD9858 memory registers.

Help



Figure 7. Help Menu

An online help feature will be added in the future.

CONTROL WINDOW

The control window allows the user to set many of the operating parameters of the device. In the Clock pane, the user can specify the current clock frequency supplied to the device. If the user desires, the clock divide-by-2 feature may be enabled. After selecting this option, the user must click the LOAD button. Until the LOAD button is clicked, it flashes green indicating that a data change has been made but not loaded yet. The clock divide-by-2 must be enabled for any clock frequency exceeding 1 GHz.

To conserve power, the user may power down different subsystems on the device, or perform a full power-down.

Under the Output Options pane, the user may specify whether they want a sine or cosine output. This is also where the user enables frequency-sweeping mode, although the parameters for the frequency sweep are edited in the profiles screen.

To the right are check boxes that control different bits to be set or cleared in the control register. The auto clear frequency accumulator and auto clear phase accumulator bits work as

follows. When set, upon receiving a FUD, the frequency and phase accumulators are cleared. Then, the frequency and phase accumulators begin accumulating at whatever rate is stored in the delta frequency tuning word (frequency accumulator) and the frequency tuning word (phase accumulator). When this bit is not set, changes to the frequency and phase accumulators are made in association with the values already stored there. The load delta freq. timer specifies whether the device should wait for a FUD signal before internally updating the value stored for the delta frequency ramp rate word (box checked) or whether it should automatically load new delta frequency ramp rate words (box cleared). The clear frequency accumulator bit resets the frequency accumulator and holds the value at zero until this bit is cleared. The clear phase accumulator resets the phase accumulator and holds the value at zero until the bit is cleared. The SYNC clock Out disable pin causes the SYNC clock output stage to be disabled and the pin to become high impedance. The SYNC clock circuitry is still functioning internally, and the SYNC clock signal can be re-enabled when this bit is cleared.

At the bottom of the screen are buttons that open the I/O Interface window and the PLL Fast Lock window.




Figure 8. Control Window

AD9858FDPCB

I/O INTERFACE

This window is where the user specifies whether the evaluation board is to communicate with the AD9858 device in parallel or serial mode. In serial mode, the user can also specify LSB first or last as well as whether the board should use 2-wire or 3-wire serial communication. During serial communications, it is possible that a communication error can cause a lack of synchronization between the source and the receiver. The I/O reset button can be used to reset the serial port and then reinitiate a communication sequence.




Figure 9. I/O Interface

PLL FAST LOCK

This window is accessible from the Control window or from the View menu. The PLL Fast Lock window allows the user to enable and disable the PLL Fast Lock algorithm. When engaged, the charge pump operates in three modes: a frequency detect mode, a wide closed-loop mode, and a final closed-loop mode. The user programs the charge pump reference current with an external resistor from CP_Iset to ground. Here, the user tells the program what value is used (2400 Ω is the default value on the evaluation board) and then programs the scaling factors the device should use for the different modes. The user can also set the Phase Detector Divider Ratio. This divisor scales the divider input in time.

PLL Fast Lock

Enable PLL Fast Lock

Charge Pump Setup

CP_Iset Resistor: 2400 Ω

Polarity: GND Ref.

Frequency Detect

Iout = 0.00E+00 A

0 x Icpo (Default)

20 x Icpo

40 x Icpo

60 x Icpo

Intermediate Closed-Loop

Iout = 0.00E+00 A

0 x Icpo (Default)

2 x Icpo

4 x Icpo

6 x Icpo

8 x Icpo

10 x Icpo

12 x Icpo

14 x Icpo

Fine-Adjustment Closed Loop

Iout = 0.00E+00 A

Default

1 x Icop

2 x Icop

3 x Icop

4 x Icop

Don't Use FTW for Fast Lock Phase Detector Divider Ratio: 1

LOAD

Figure 10. PLL Fast Lock Window

AD9858FDPCB

PROFILES WINDOW

The AD9858 has four user-defined profiles (segments of memory). Each profile can be programmed with a different frequency tuning word and phase adjustment word. As shown in Figure 13, users can click the Edit button next to any value for a dialog window in which the frequency and phase information may be entered

While the value is displayed on the screen, it is not yet loaded to the device. To load the information, the user must click the LOAD button. This button flashes after one or both of the variables in a profile is changed, and continues to flash until the data is loaded. Entering and loading data does not automatically cause the DDS to change to the most recently addressed profile. In order to change profiles, the user must click the profile name, which turns from a dark green to a bright green to indicate that it has been selected as the current profile.




Figure 11. Profiles Window

FREQUENCY SWEEP SETUP DIALOG BOXES

At the bottom of the Profiles window is the display for the frequency sweeping mode variables—Delta Frequency Tuning Word and Ramp Rate. Clicking the Edit button opens a dialog window that assists the user in entering the information. This data is not loaded until the LOAD button is clicked. When unloaded changes have been made, the LOAD button flashes green until the data is loaded.




Figure 12. Edit Output Frequency Dialog Box




Figure 13. Edit Phase Offset Dialog Box

AD9858FDPCB

READBACK WINDOW

When the READBACK button is clicked, the evaluation software polls and displays the current contents of all internal memory registers. When the CLEAR button is clicked, a master reset is issued and all internal memory registers are cleared.

Register Name	Address		Binary Value	HEX Value	Register Name	Address		Binary Value	HEX Value	Register Name	Address		Binary Value	HEX Value
	Ser	Par				Ser	Par				Ser	Par		
Control Function Register (CFR)	00h	00h	00000000	00	Frequency Tuning Word #1 (FTW1)	05h	10h	00000000	00	DAC Control	08h	22h	00000000	00
		01h	00000000	00			11h	00000000	00			23h	00000000	00
		02h	00000000	00			12h	00000000	00	<div style="border: 1px solid black; padding: 5px; text-align: center; margin-bottom: 5px;"> READBACK </div> <div style="border: 1px solid black; padding: 5px; text-align: center;"> CLEAR </div>				
		03h	00000000	00			13h	00000000	00					
Delta-Freq Tuning Word (DFTW)	01h	04h	00000000	00	Phase Off Word #1 (POW1)	06h	14h	00000000	00					
		05h	00000000	00			15h	00000000	00					
		06h	00000000	00	Frequency Tuning Word #2 (FTW2)	07h	16h	00000000	00					
		07h	00000000	00			17h	00000000	00					
Delta-Freq Ramp Rate (DFRRW)	02h	08h	00000000	00	18h	00000000	00							
		09h	00000000	00	19h	00000000	00							
Frequency Tuning Word #0 (FTW0)	03h	0Ah	00000000	00	Phase Off Word #2 (POW2)	08h	1Ah	00000000	00					
		0Bh	00000000	00			1Bh	00000000	00					
		0Ch	00000000	00	Frequency Tuning Word #3 (FTW3)	09h	1Ch	00000000	00					
		0Dh	00000000	00			1Dh	00000000	00					
Phase Off Word #0 (POW0)	04h	0Eh	00000000	00	1Eh	00000000	00							
		0Fh	00000000	00	1Fh	00000000	00							
					Phase Off Word #3 (POW3)	0Ah	20h	00000000	00					
			21h	00000000			00							

Figure 14. Readback Window

USING THE EVALUATION SOFTWARE WITH THE FRACTIONAL DIVIDER BOARD

As mentioned in the Circuit Overview section, the AD9858 cannot operate at speeds greater than 1 GHz. It can accept clocks from 1 GHz to 2 GHz, but to do so the divide-clock-by-2 function must be enabled (it is toggled on by default at power-up and after a reset). The clock frequency must be set to the value the user supplies as the external reference; if the value is greater than 1 GHz and less than 2 GHz, leave the divide-by-2 box checked. To bypass the divider, clear the box and load the information. Once the divide-by-2 function is enabled or disabled, the user must program the Icpo currents supplied by the charge pump. (For more information on the different output currents supplied by the charge pump, please see the AD9858 data sheet on the DDS website www.analog.com/dds.) The next step in programming the device is to set the frequency of the DDS. Any or all of the four profiles can be used. Load the frequency value into the frequency tuning word for the desired profile, click LOAD, and then click Update.

ELECTRICAL CONNECTIONS

Power Plug Connections

- AVDD = CMOS power (3.3 V)
- DVDD = CMOS power (3.3 V)
- VCC = Bipolar power (3.3 V)
- 5 V = Charge Pump Power (5 V)
- GND

SMB for VCO: SMB to separate 5 V.

Other Connections

- External Reference (SMB from Reference Source)
- RF Out(SMB to Spectrum Analyzer)
- Sync Clock (if desired, SMB to external hardware)
- Data port (parallel printer cable to PC's parallel port)

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



AD9858FDPCB

ORDERING GUIDE

Model	Package Description
AD9858/FDPCB	Fractional-Divide Loop Frequency Synthesizer Board