3.3V Supply Taps Power from the −12V PCI Bus

PDFをダウンロード

Additional Information:


The backplanes of popular multisupply buses (such as VME, VXI, and PCI) each provide power-limited outputs of 3.3V, 5V, and ±12V (or ±24V). If adding line cards to these systems increases the requirements for 3.3V or 5V power, the power budget thus can dictate that a circuit tap its power from the lightly loaded −12V source.

The figure below shows a circuit that derives 3.3V from −12V by boosting the −12V supply to 15.3V (with respect to the −12V rail) and provides up to 300mA. Transistor Q2 level-shifts the 3.3V output to the feedback level of −10.75V.

This PWM boost-controller IC provides relief to an overloaded 3.3V backplane supply by generating a supplemental 3.3V regulated output from the lightly loaded −12V rail of a VME, VXI, or PCI backplane.

This PWM boost-controller IC provides relief to an overloaded 3.3V backplane supply by generating a supplemental 3.3V regulated output from the lightly loaded −12V rail of a VME, VXI, or PCI backplane.

The circuit occupies approximately 6.25cm2 of PC-board space and employs a PWM boost controller that delivers 1W at 83% efficiency levels.

Because the sense resistor (RSENSE) limits peak currents to about 120mA, the n-channel switching MOSFET (Q1) can be an inexpensive logic-level device. Resistors R1 and R2 permit selection of VOUT to either 3.3V or 5V.

Note that the feedback voltage at equilibrium (pin 5, as determined by the trip point of a comparator internal to IC1) is 1.25V above the PGND terminal (pin 7). To calculate the appropriate R1/R2 values:

VFB = −12V + 1.25V = −10.75V

Choosing an arbitrary value for R1:

I2 = 1.25V/R1 = 1.25V/12.1k = 103µA

Therefore,

R2 = (VOUT − VBE)/I2 = (3.3V − 0.7V)/103µA = 25.2k

IC1 has another capability that is useful in RF applications, DAQ modules, and other noise-sensitive designs: It lets you program the switching frequency between 100kHz and 500kHz using an external resistor. The circuit's high frequency (100kHz) maintains high efficiency while allowing the use of small inductor and capacitor values.

The circuit is optimized for a 1W output in applications associated with desktop-PC power supplies. In these applications, efficiency must exceed 83%, because the −12V bus is power-limited to 1.2W. If necessary, the output power can be increased to 3W (3V at 1A or more) by scaling L1, D1, and RSENSE. A diode can be added in series with R1 to block unwanted reverse currents.

A similar version of this article appeared in the February 7, 2000 issue of Electronic Design.