Application Note 312 provides a logical diagram of the interface of the Dallas Semiconductor/Maxim DS2151 T1 single chip transceiver (SCT) and DS2153 E1 SCT to the Siemens PEB20320.
- Both the DS2151 and the DS2153 are set up with both the receive and transmit elastic stores disabled.
- Shown is a "looped-timed" application.
- The RSYNC pin is programmed to be an output; the TSYNC pin is programmed to be an input.
- RCHBLK is programmed to be set high except in the last channel of each frame.
- Timing between the devices is shown below: