AD9523-1
Low Jitter Clock Generator with 14 LVPECL/LVDS/HSTL/29 LVCMOS Outputs
Show More
Not the part you were looking for?
Ask a Question
Submit your question below and we will return the best answer from ADI’s knowledge database:
Search
Other places you can find help
Support
Analog Devices Support Portal is a one-stop shop to answer all your ADI questions.
Visit the ADI Support Page
Features
- Output frequency: <1 MHz to 1 GHz
- Start-up frequency accuracy: <±100 ppm (determined by VCXO reference accuracy)
- Zero delay operation
Input-to-output edge timing: <150 ps - Dual VCO dividers
- 14 outputs: configurable LVPECL, LVDS, HSTL, and LVCMOS
- 14 dedicated output dividers with jitter-free adjustable delay
- Adjustable delay: 63 resolution steps of ½ period of VCO output divider
- Output-to-output skew: <50 ps
- Duty cycle correction for odd divider settings
- Automatic synchronization of all outputs on power-up
- Absolute output jitter: <150 fs at 122.88 MHz Integration range: 12 kHz to 20 MHz
- See data sheet for additional features
.svg?rev=fd385c90e2cf4716ae9a8c8d20e6b8e3&la=en&h=24&w=24&hash=A302DF48F94BAAA11877AF223F27157A){kind=icon}
The AD9523-1 provides a low power, multi-output, clock distribution function with low jitter performance, along with an on-chip PLL and VCO with two VCO dividers. The on-chip VCO tunes from 2.94 GHz to 3.1 GHz.
The AD9523-1 is designed to support the clock requirements for long term evolution (LTE) and multicarrier GSM base station designs. It relies on an external VCXO to provide the reference jitter cleanup to achieve the restrictive low phase noise requirements necessary for acceptable data converter SNR performance.
The input receivers, oscillator, and zero delay receiver provide both single-ended and differential operation. When connected to a recovered system reference clock and a VCXO, the device generates 14 low noise outputs with a range of 1 MHz to 1 GHz, and one dedicated buffered output from the input PLL (PLL1). The frequency and phase of one clock output relative to another clock output can be varied by means of a divider phase select function that serves as a jitter-free, coarse timing adjustment in increments that are equal to half the period of the signal coming out of the VCO.
An in-package EEPROM can be programmed through the serial interface to store user-defined register settings for power-up and chip reset.
APPLICATIONS
- LTE and multicarrier GSM base stations
- Wireless and broadband infrastructure
- Medical instrumentation
- Clocking high speed ADCs, DACs, DDSs, DDCs, DUCs, MxFEs
- Low jitter, low phase noise clock distribution
- Clock generation and translation for SONET, 10Ge, 10G FC, and other 10 Gbps protocols
- Forward error correction (G.710)
- High performance wireless transceivers
- ATE and high performance instrumentation
Ask a Question
Submit your question below and we will return the best answer from ADI’s knowledge database:
Search
Other places you can find help
Support
Analog Devices Support Portal is a one-stop shop to answer all your ADI questions.
Visit the ADI Support Page
{{modalTitle}}
{{modalDescription}}
{{dropdownTitle}}
- {{defaultSelectedText}} {{#each projectNames}}
- {{name}} {{/each}} {{#if newProjectText}}
-
{{newProjectText}}
{{/if}}
{{newProjectTitle}}
{{projectNameErrorText}}
AD9523-1
Documentation
Filters
1 Applied
-
All
-
Data Sheet
-
User Guide
-
Application Note
-
All
-
English
-
Chinese
Data Sheet
2
User Guide
2
711 kB
Application Note
1
HTML
Documentation
Data Sheet 1
User Guide 1
Application Note 1
Device Drivers 1
Product Selection Guide 1
Analog Dialogue 2
Webcast 1
ADI has always placed the highest emphasis on delivering products that meet the maximum levels of quality and reliability. We achieve this by incorporating quality and reliability checks in every scope of product and process design, and in the manufacturing process as well. "Zero defects" for shipped products is always our goal. View our quality and reliability program and certifications for more information.
| Part Model | Pin/Package Drawing | Documentation | CAD Symbols, Footprints, and 3D Models |
|---|---|---|---|
| AD9523-1BCPZ |
72-Lead Lead Frame Chip Scale Package
|
|
|
| AD9523-1BCPZ-REEL7 |
72-Lead Lead Frame Chip Scale Package
|
|
- AD9523-1BCPZ
- Pin/Package Drawing
-
72-Lead Lead Frame Chip Scale Package
- Documentation
-
HTML
Material Declaration
-
HTML
Reliablity Data
- CAD Symbols, Footprints, and 3D Models
-
Ultra Librarian
-
SamacSys
- AD9523-1BCPZ-REEL7
- Pin/Package Drawing
-
72-Lead Lead Frame Chip Scale Package
- Documentation
-
HTML
Material Declaration
-
HTML
Reliablity Data
- CAD Symbols, Footprints, and 3D Models
-
Ultra Librarian
-
SamacSys
Filter by Model
Part Models
Product Lifecycle
PCN
Jun 26, 2023
- 23_0025
Package Outline Drawing and Data Sheet Revision for Select LFCSP Products in Amkor
AD9523-1BCPZ
PRODUCTION
AD9523-1BCPZ-REEL7
PRODUCTION
Oct 13, 2015
- 15_0166
AD9523, AD9523-1, and AD9524 Specification Table Changes
AD9523-1BCPZ
PRODUCTION
AD9523-1BCPZ-REEL7
PRODUCTION
Jan 10, 2011
- 10_0351
AD9523-1 die revision
AD9523-1BCPZ
PRODUCTION
AD9523-1BCPZ-REEL7
PRODUCTION
Filter by Model
Part Models
Product Lifecycle
PCN
Jun 26, 2023
- 23_0025
Package Outline Drawing and Data Sheet Revision for Select LFCSP Products in Amkor
AD9523-1BCPZ
PRODUCTION
AD9523-1BCPZ-REEL7
PRODUCTION
Oct 13, 2015
- 15_0166
AD9523, AD9523-1, and AD9524 Specification Table Changes
Jan 10, 2011
- 10_0351
AD9523-1 die revision
AD9523-1BCPZ
PRODUCTION
AD9523-1BCPZ-REEL7
PRODUCTION
Software & Part Ecosystem
Device Drivers
Looking for Evaluation Software? You can find it here
Evaluation Kits 3
AD-FMCDAQ2-EBZ
AD-FMCDAQ2-EBZ Evaluation Board
Product Detail
Applications
- Electronic test and measurement equipment
- General-purpose software radios
- Radar systems
- Ultra wideband satellite receivers
- Point-to-point communication systems
Resources
EVAL-AD9523-1
AD9523/AD9523-1 Evaluation Board
Features and Benefits
- Simple power connection using USB connection and on-board LDO voltage regulators
- LDOs are easily bypassed for power measurements
- AC-coupled differential SMA connectors
- SMA connectors for
2 reference inputs
2 PLL status outputs
1 reference test input
2 VCXO interface inputs/outputs - Microsoft Windows®–based evaluation software with simple graphical user interface
- On-board PLL loop filter
- Easy access to digital I/O and diagnostic signals via I/O header
- Status LEDs for diagnostic signals
- USB computer interface
- Software calculator provides flexibility, allowing programming of almost any rational input/output frequency ratio
Product Detail
The AD9523-1 is designed to support the clock requirements for long-term evolution (LTE) and multicarrier GSM base station designs. It relies on an external VCXO to provide the reference jitter cleanup to achieve the restrictive low phase noise requirements necessary for acceptable data converter SNR performance. The AD9523-1 evaluation board is a compact, easy-to-use platform for evaluating all features of the AD9523-1. A 122.88 MHz VCXO is mounted on the evaluation board to provide a complete solution.
The input receivers are configured as differential but the evaluation board has baluns to provide a single-ended input for easy evaluation using common laboratory single-ended signal sources. Output 8 is connected to an ADCLK905 clock buffer to provide a way to evaluate an Analog Devices, Inc., buffer. Although the ADCLK905 is a 1-to-1 buffer, the performance is similar to the larger fanout buffer, for example, the 1-to-2 buffer, ADCLK925. Output 1 and Output 9 are configured with baluns to provide a single-ended output to drive most test equipment. Output 0 is configured for differential zero delay operation.
Resources
Software
ZIP
1.22 K
ZIP
1.22 K
ZIP
4.39 M
ZIP
4.39 M
ZIP
7.35 M
AD-FMCOMMS1-EBZ
FPGA Mezzanine Card for Wireless Communications
Product Detail
The AD-FMCOMMS1-EBZ high-speed analog module is designed to showcase the latest generation high-speed data converters. The AD-FMCOMMS1-EBZ provides the analog front-end for a wide range of compute-intensive FPGA-based radio applications.
The AD-FMCOMMS1-EBZ is an analog front end hardware platform that addresses a broad range of research, academic, industrial and defense applications. The AD-FMCOMMS1-EBZ enables RF applications from 400MHz to 4 GHz. The module is customizable to a wide range of frequencies by software without any hardware changes, providing options for GPS or IEEE 1588 Synchronization, and MIMO configurations.
When combined with the Xilinx ZYNQ® Software-Defined Radio Kit, AD-FMCOMMS1-EBZ enables a variety of wireless communications functions at the physical layer, from baseband to RF. With up to 4 GB of flash storage space, 512 MB of RAM, Gigabit Ethernet interface (depending on the base platform) and a Linux image built specifically for the AD-FMCOMMS1-EBZ, you can get everything you need for a easy out of the box experience. The platform offers enough flexibility for many applications, and supports streaming data, and standard web interfaces to analyze transmitted RF data.
Applications
- Electronic test and measurement equipment
- General-purpose software radios
- Radar systems
- Ultra wideband satellite receivers
- Point to point communication systems
Resources
Tools & Simulations 2
IBIS Model 1
IBIS Model
ADIsimCLK Design and Evaluation Software
