AD9262
16-Bit, 2.5 MHz/5 MHz/10 MHz, 30 MSPS to 160 MSPS Dual Continuous Time Sigma-Delta ADC
Show More
Not the part you were looking for?
Ask a Question
Submit your question below and we will return the best answer from ADI’s knowledge database:
Search
Other places you can find help
Support
Analog Devices Support Portal is a one-stop shop to answer all your ADI questions.
Visit the ADI Support Page
Features
- SNR: 83 dB (85 dBFS) to 10 MHz input
- SFDR: 87 dBc to 10 MHz input
- Noise figure: 15 dB
- Input impedance: 1 kΩ
- Power: 600 mW
- 1.8 V analog supply operation
- 1.8 V to 3.3 V output supply
- Selectable bandwidth
2.5 MHz/5 MHz/10 MHz real
5 MHz/10 MHz/20 MHz complex - Output data rate: 30 MSPS to 160 MSPS
- See data sheet for additional features
.svg?rev=fd385c90e2cf4716ae9a8c8d20e6b8e3&la=en&h=24&w=24&hash=A302DF48F94BAAA11877AF223F27157A){kind=icon}
The AD9262 is a dual, 16-bit analog-to-digital converter (ADC) based on a continuous time sigma-delta (Σ-Δ) architecture that achieves -87 dB of dynamic range over a 10 MHz input bandwidth.
The integrated features and characteristics unique to the continuous time Σ-Δ architecture significantly simplify its use and minimize the need for external components.
The AD9262 has a resistive input impedance that significantly relaxes the requirements of the driver amplifier. In addition, a 32× oversampled fifth-order continuous time loop filter significantly attenuates out of band signals and aliases, reducing the need for external filters at the input.
An external clock input or the integrated integer-N PLL provides the 640 MHz internal clock needed for the oversampled continuous time Σ-Δ modulator. On-chip decimation filters and sample rate converters reduce the modulator data rate from 640 MSPS to a user-defined output data rate between 30 MSPS to 160 MSPS, enabling a more efficient and direct interface.
The AD9262 incorporates an integrated dc correction and quadrature estimation block that corrects for gain and phase mismatch between the two channels. This functional block proves invaluable in complex signal processing applications such as direct conversion receivers.
The digital output data is presented in offset binary, Gray code, or twos complement format. A data clock output (DCO) is provided to ensure proper timing with the receiving logic. The AD9262 has the added feature of interleaving Channel A and Channel B data onto one 16-bit bus, simplifying on-board routing.
The ADC is available in three different bandwidth options of 2.5 MHz, 5 MHz, and 10 MHz, and operates on a 1.8 V analog supply and a 1.8 V to 3.3 V digital supply, consuming 600 mW. The AD9262 is available in a 64-lead LFCSP and is specified over the industrial temperature range (−40°C to +85°C).
PRODUCT HIGHLIGHTS
- Continuous time Σ-Δ architecture efficiently achieves high dynamic range and wide bandwidth.
- Passive input structure reduces or eliminates the requirements for a driver amplifier.
- An oversampling ratio of 32× and high order loop filter provide excellent alias rejection reducing or eliminating the need for antialiasing filters.
- An integrated decimation filter, sample rate converter, PLL clock multiplier, and voltage reference provide ease of use.
- Integrated dc correction and quadrature error correction.
- Operates from a single 1.8 V analog power supply and 1.8 V to 3.3 V output supply.
APPLICATIONS
- Baseband quadrature receivers: CDMA2000, WCDMA, multicarrier GSM/EDGE, 802.16x, and LTE
- Quadrature sampling instrumentation
- Medical equipment
- Radio detection and ranging (RADAR)
Ask a Question
Submit your question below and we will return the best answer from ADI’s knowledge database:
Search
Other places you can find help
Support
Analog Devices Support Portal is a one-stop shop to answer all your ADI questions.
Visit the ADI Support Page
{{modalTitle}}
{{modalDescription}}
{{dropdownTitle}}
- {{defaultSelectedText}} {{#each projectNames}}
- {{name}} {{/each}} {{#if newProjectText}}
-
{{newProjectText}}
{{/if}}
{{newProjectTitle}}
{{projectNameErrorText}}
AD9262
Documentation
Filters
1 Applied
-
All
-
Application Note
-
Data Sheet
-
Technical Articles
-
User Guide
-
All
-
English
-
Chinese
-
Japanese
Data Sheet
1
Application Note
25
1559 kB
1606 kB
1137 kB
969 kB
HTML
HTML
HTML
HTML
HTML
HTML
HTML
HTML
HTML
HTML
Technical Articles
1
URL
User Guide
2
1200 kB
Documentation
Data Sheet 1
User Guide 1
Application Note 10
AN-282: Fundamentals of Sampled Data Systems
AN-283: Sigma-Delta ADCs and DACs
AN-807: Multicarrier WCDMA Feasibility (Rev.0)
AN-808: Multicarrier CDMA2000 Feasibility (Rev.0)
AN-812: MicroController-Based Serial Port Interface (SPI) Boot Circuit (Rev.0)
AN-878: High Speed ADC SPI Control Software (Rev.A)
AN-835: Understanding High Speed ADC Testing and Evaluation
AN-905: VisualAnalog™ Converter Evaluation Tool Version 1.0 User Manual
AN-1236: Interfacing the ADL5382 Quadrature I/Q Demodulator to the AD9262 16-Bit Continuous Time Sigma-Delta ADC as an RF-to-Bits Solution
AN-1142: Techniques for High Speed ADC PCB Layout
Technical Articles 1
Video
1
ADI has always placed the highest emphasis on delivering products that meet the maximum levels of quality and reliability. We achieve this by incorporating quality and reliability checks in every scope of product and process design, and in the manufacturing process as well. "Zero defects" for shipped products is always our goal. View our quality and reliability program and certifications for more information.
| Part Model | Pin/Package Drawing | Documentation | CAD Symbols, Footprints, and 3D Models |
|---|---|---|---|
| AD9262BCPZ |
64-Lead LFCSP (9mm x 9mm w/ EP)
|
|
|
| AD9262BCPZ-10 |
64-Lead LFCSP (9mm x 9mm w/ EP)
|
|
|
| AD9262BCPZ-5 |
64-Lead LFCSP (9mm x 9mm w/ EP)
|
|
|
| AD9262BCPZRL7 |
64-Lead LFCSP (9mm x 9mm w/ EP)
|
|
|
| AD9262BCPZRL7-10 |
64-Lead LFCSP (9mm x 9mm w/ EP)
|
|
|
| AD9262BCPZRL7-5 |
64-Lead LFCSP (9mm x 9mm w/ EP)
|
|
- AD9262BCPZ
- Pin/Package Drawing
-
64-Lead LFCSP (9mm x 9mm w/ EP)
- Documentation
-
HTML
Material Declaration
-
HTML
Reliablity Data
- CAD Symbols, Footprints, and 3D Models
-
Ultra Librarian
-
SamacSys
- AD9262BCPZ-10
- Pin/Package Drawing
-
64-Lead LFCSP (9mm x 9mm w/ EP)
- Documentation
-
HTML
Material Declaration
-
HTML
Reliablity Data
- CAD Symbols, Footprints, and 3D Models
-
Ultra Librarian
-
SamacSys
- AD9262BCPZ-5
- Pin/Package Drawing
-
64-Lead LFCSP (9mm x 9mm w/ EP)
- Documentation
-
HTML
Material Declaration
-
HTML
Reliablity Data
- CAD Symbols, Footprints, and 3D Models
-
Ultra Librarian
-
SamacSys
- AD9262BCPZRL7
- Pin/Package Drawing
-
64-Lead LFCSP (9mm x 9mm w/ EP)
- Documentation
-
HTML
Material Declaration
-
HTML
Reliablity Data
- CAD Symbols, Footprints, and 3D Models
-
Ultra Librarian
-
SamacSys
- AD9262BCPZRL7-10
- Pin/Package Drawing
-
64-Lead LFCSP (9mm x 9mm w/ EP)
- Documentation
-
HTML
Material Declaration
-
HTML
Reliablity Data
- CAD Symbols, Footprints, and 3D Models
-
Ultra Librarian
-
SamacSys
- AD9262BCPZRL7-5
- Pin/Package Drawing
-
64-Lead LFCSP (9mm x 9mm w/ EP)
- Documentation
-
HTML
Material Declaration
-
HTML
Reliablity Data
- CAD Symbols, Footprints, and 3D Models
-
Ultra Librarian
-
SamacSys
Filter by Model
Part Models
Product Lifecycle
PCN
Jun 9, 2021
- 20_0126
Conversion of Select Sizes LFCSP Products from Punched to Sawn and Transfer of Assembly Site to ASE Korea
AD9262BCPZ
AD9262BCPZ-10
AD9262BCPZ-5
AD9262BCPZRL7
AD9262BCPZRL7-10
AD9262BCPZRL7-5
Filter by Model
Part Models
Product Lifecycle
PCN
Jun 9, 2021
- 20_0126
Conversion of Select Sizes LFCSP Products from Punched to Sawn and Transfer of Assembly Site to ASE Korea
AD9262BCPZ
AD9262BCPZ-10
AD9262BCPZ-5
AD9262BCPZRL7
AD9262BCPZRL7-10
AD9262BCPZRL7-5
Software & Part Ecosystem
| Parts | Product Life Cycle | Description | ||
|---|---|---|---|---|
|
Clock Distribution Devices3 |
||||
|
RECOMMENDED FOR NEW DESIGNS |
800 MHz Clock Distribution IC, Dividers, Delay Adjust, Three Outputs |
|||
|
RECOMMENDED FOR NEW DESIGNS |
1.6 GHz Clock Distribution IC, Dividers, Delay Adjust, Three Outputs |
|||
|
RECOMMENDED FOR NEW DESIGNS |
1.6 GHz Clock Distribution IC, Dividers, Delay Adjust, Two Outputs |
|||
|
Clock Generation Devices3 |
||||
|
RECOMMENDED FOR NEW DESIGNS |
1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Eight Outputs |
|||
|
RECOMMENDED FOR NEW DESIGNS |
1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Five Outputs |
|||
|
RECOMMENDED FOR NEW DESIGNS |
1.2 GHz Clock Distribution IC, Two 1.6 GHz Inputs, Dividers, Delay Adjust, Five Outputs |
|||
|
I/Q Demodulators with Integrated LO1 |
||||
|
RECOMMENDED FOR NEW DESIGNS |
700 MHz TO 2700 MHz Quadrature Demodulator |
|||
|
Series Voltage References1 |
||||
|
PRODUCTION |
Precision Series Sub-Band Gap Voltage Reference |
|||
|
Single-Ended to Differential Amplifiers3 |
||||
|
RECOMMENDED FOR NEW DESIGNS |
Low Power Differential ADC Driver |
|||
|
RECOMMENDED FOR NEW DESIGNS |
Ultralow Distortion Differential ADC Driver (Dual) |
|||
|
RECOMMENDED FOR NEW DESIGNS |
Ultralow Distortion Differential ADC Driver (Dual) |
|||
Can't find the software or driver you need?
Request a Driver/SoftwareEvaluation Kits 1
EVAL-AD9262
AD9262 Evaluation Board
Product Detail
The AD9262 is a dual, 16-bit analog-to-digital converter (ADC) based on a continuous time sigma-delta (Σ-Δ) architecture that achieves 86 dB of dynamic range over a 10 MHz real or 20 MHz complex bandwidth. The integrated features and characteristics unique to the continuous time Σ-Δ architecture significantly simplify its use and minimize the need for external components. This evaluation board supports the AD9262 family of products, including the AD9262BCPZ-10, AD9262BCPZ-5, and AD9262BCPZ.
Evaluation Kits1
Tools & Simulations 2
IBIS Model 1
IBIS Model
ADIsimRF
