Dynamically adjust Xilinx FPGA Transceiver power supply 1V±0.25%

Analog Devices Guneet Chadha demos how an output voltage of a power supply (1V) to an FPGA core or I/O (eg: high speed Transceiver) can remain within tight tolerances (0.25%) using Power System Management. Also shown, “how to margin” a power supply.