TigerSHARC 处理器
ADI的TigerSHARC®处理器提供业界领先的性能密度，适合多处理应用，峰值性能远远超过每秒10亿次浮点运算。这些处理器是汽车、电机和功率控制、过程控制、安保和监控以及测试和测量等应用的理想之选。
产品选型表
最新优势资源
技术文章
应用笔记
- EE-332: 周期计数与分析 PDF
- EE-175: 仿真器与EZ-KIT Lite®评估系统问题解决指南 (Rev. 10) PDF
- EE-68: JTAG 仿真技术参考 (Rev. 10) PDF
- EE-204: Blackfin® Processor SCCB Software Interface for Configuring I2C® Slave Devices (Rev. 2) PDF
- AN-911: A Detailed Guide to Powering the TigerSHARC Processors (Rev. 0) PDF
- EE-330: Windows Vista Compatibility in VisualDSP++ 5.0 Development Tools (Rev. 1) PDF
- EE-313: Land Pattern Compatibility Between 28x28 MQFP and LQFP Packages (Rev. 1) PDF
- EE-303: Using VisualDSP++® Thread-Safe Libraries with a Third-Party RTOS (Rev. 1) PDF
- EE-170: Estimating Power for ADSP-TS201S TigerSHARC® Processors (Rev. 2) PDF
- EE-283: External Bus Arbitration with ADSP-TS20x TigerSHARC® Processors (Rev. 1) PDF
- EE-261: Understanding Jitter Requirements of PLL-Based Processors (Rev. 1) PDF
- EE-263: Parallel Implementation of Fixed-Point FFTs on TigerSHARC® Processors (Rev. 1) PDF
- EE-217: Updating the ADSP-TS101S TigerSHARC® EZ-KIT Lite™ Firmware PDF
- EE-202: Using the Expert Linker for Multiprocessor LDFs (Rev. 3) PDF
- EE-241: SHARC® DSPs to TigerSHARC® Processors Code Porting Guide (Rev. 1) PDF
- EE-235: An Introduction to Scripting in VisualDSP++® (Rev. 1) PDF
- EE-174: ADSP-TS101S TigerSHARC® Processor Boot Loader Kernels Operation PDF
- EE-200: ADSP-TS20x TigerSHARC® Processor Boot Loader Kernels Operation (Rev. 1) PDF
- EE-201: ADSP-TS20x TigerSHARC® Processor On-chip SDRAM Controller (Rev. 1) PDF
- EE-182: Thermal Relief Design for ADSP-TS201S TigerSHARC® Processors (Rev. 1) PDF
- EE-211: 16-bit FIR Filters on ADSP-TS20x TigerSHARC® Processors (Rev. 1) PDF
- EE-218: Writing Efficient Floating-Point FFTs for ADSP-TS201 TigerSHARC® Processors (Rev. 2) PDF
- EE-178: The ADSP-TS101S TigerSHARC® On-chip SDRAM Controller (Rev. 2) PDF
- EE-176: Hardware Design Checklist For ADSP-TS101S TigerSHARC® Processors (Rev. 3) PDF
- EE-215: A 16-bit IIR Filter on the ADSP-TS20x TigerSHARC® Processor PDF
- EE-210: SDRAM Selection and Configuration Guidelines for ADI Processors (Rev. 2) PDF
- EE-179: ADSP-TS20xS TigerSHARC® System Design Guidelines (Rev. 6) PDF
- EE-205: Considerations for Porting Code from the ADSP-TS101S TigerSHARC® Processor to the ADSP-TS201S TigerSHARC Processor PDF
- EE-198: User Guide to ADSP-TS201S TigerSHARC® Processor IBIS Files PDF
- EE-157: Explaining the Branch Target Buffer on the ADSP-TS101 PDF
- EE-169: Estimating Power For The ADSP-TS101S PDF
- EE-167: Introduction to TigerSHARC® Multiprocessor Systems Using VisualDSP++™ PDF
- EE-143: Understanding DMA on the ADSP-TS101 PDF
- EE-147: Tuning C Source Code for the TigerSHARC® DSP Compiler PDF
TigerSHARC 处理器
| SortOrder | Part# | Clock Input (max) (Hz) | MMACS | External Memory Supported | Processor Product Family | Price (1000+) ($ US) |
|---|---|---|---|---|---|---|
| 1 | ADSP-TS101S | 300M | 2400 | Async, SDRAM | TigerSHARC | $213.27 (ADSP-TS101SAB1Z000) |
English
简体中文
日本語
Руccкий
