

# MAX96714/MAX96714F/ MAX96714R

## Single GMSL2/GMSL1 to CSI-2 Deserializer

### General Description

The MAX96714/F/R deserializers convert a GMSL™2/1 input to MIPI CSI-2 output. The devices allow a simultaneously transmit bidirectional control channel while forward video transmissions are in progress. The MAX96714/F/R operate at a fixed rate of 3Gbps or 6Gbps in the forward direction and 187.5Mbps in the reverse direction.

Data can be transmitted over low-cost 50Ω Coax or 100Ω STP cables that meet the GMSL2 channel specifications.

**Table 1. Typical Maximum Cable Length**

	3.2mm Ø 50Ω Coax, Foam Dielectric	2.7mm Ø 50Ω Coax, Solid Dielectric	100Ω Shielded Twisted Pair, AWG26
<b>Attenuation at 3GHz (Typ, Room Temp)</b>	0.9dB/m	1.6dB/m	1.8dB/m
<b>Attenuation at 3GHz (Max, Aged, 105°C)</b>	1.1dB/m	2.0dB/m	2.2dB/m
<b>GMSL Fwd/Rev Data Rate</b>	<b>Typical Maximum Cable Length at 105°C (m)</b>		
3Gbps/187.5Mbps	20	10	11
6Gbps/187.5Mbps	13	7	6.3

\*Maximum insertion loss of the channel between serializer and MAX96714 deviates from the GMSL2 Channel specification and is shown in Typical Operating Characteristics.


### Applications

- Advanced Driver Assistance Systems (ADAS)
- Forward Vision Camera Systems (FVC)
- Rear View Camera (RVC)
- Driver-Monitor Systems (DMS)

### Benefits and Features

- Automotive Grade High-Speed Link
  - -18dB at 3GHz (6Gbps) Max Insertion Loss
  - -19.5dB at 1.5GHz (3Gbps) Max Insertion Loss
  - Auto Adapt for Changes in Channel Conditions
  - Operates -40°C to +105°C Ambient
- Single GMSL Input Can Support up to 8MP Imagers
  - 6/3Gbps in GMSL2 Forward Link-Rates
  - 3.12Gbps in GMSL1 Forward Link-Rates
  - 187.5Mbps/1Mbps (GMSL2/1) Reverse Link-Rates
- High-Speed 1x4-lane MIPI Output Port, CSI-2 v1.3
  - MIPI D-PHY v1.2 Rated at 2.5Gbps/Lane
  - Polarity Flip and Data-Lane Reassignment
  - Supports 16 Virtual Channels
- Bidirectional Reverse Channel Supports
  - Nine Configurable GPIOs
  - 1 x I<sup>2</sup>C/UART Ports, up to 1MHz
  - 2 x Pass-Through I<sup>2</sup>C/UART
- Reduces BOM and Space Savings
  - Tiny 5mm x 5mm TQFN Standard and Side-Wettable
  - Industry's Smallest Power over Coax (PoC)
- RoR for Crystal-Free Operation on Serializers
- ASIL-B Compliant in GMSL2 Mode (MAX96714/F)
- Supports ASIL-B(D) Decomposition (MAX96714/F)
- MAX96714: 6Gbps, GMSL2, ASIL-B
- MAX96714F: 3Gbps, GMSL2, ASIL-B
- MAX96714R: 3Gbps, GMSL2, QM, I<sup>2</sup>C Only

### Simplified Application Circuit and Block Diagram



**Ordering Information** appears at end of data sheet.

19-101134; Rev 3; 10/25

© 2025 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.

One Analog Way, Wilmington, MA 01887 U.S.A. | Tel: 781.329.4700 | © 2025 Analog Devices, Inc. All rights reserved.

**TABLE OF CONTENTS**

General Description . . . . .	1
Applications . . . . .	1
Benefits and Features . . . . .	1
Simplified Application Circuit and Block Diagram . . . . .	1
Absolute Maximum Ratings . . . . .	6
Package Information . . . . .	6
32-Pin TQFN-SW (Side-Wettable) . . . . .	6
32-Pin TQFN . . . . .	6
Electrical Characteristics . . . . .	7
Typical Operating Characteristics . . . . .	16
Pin Configuration . . . . .	17
Pin Descriptions . . . . .	17
Functional Diagrams . . . . .	21
MAX96714/F/R . . . . .	21
Detailed Description . . . . .	22
Additional Documentation . . . . .	22
Figures . . . . .	24
Introduction . . . . .	31
Product Overview . . . . .	31
GMSL2/1 Block Diagram . . . . .	31
GMSL2 Overview . . . . .	31
GMSL2 Bandwidth Information and Calculation . . . . .	32
GMSL2 Minimum Blanking . . . . .	33
Auto-AEQ (Automatic Adaptive Equalization) . . . . .	33
Tunnel and Pixel Modes . . . . .	34
Video Pipes - Stream Mode, Virtual Channel, Data Type, and Memory Information . . . . .	35
Video Memory ECC Protection . . . . .	36
Video PRBS Generator/Checker . . . . .	36
Frame Sync . . . . .	36
Vertical and Data Enable or Data Valid Sync Outputs . . . . .	36
Reverse Channel . . . . .	36
Scheduler/Arbiter . . . . .	37
Primary and Pass-Through I <sup>2</sup> C/UART . . . . .	37
Message Counter . . . . .	37
I <sup>2</sup> C Writes with CRC . . . . .	38
I <sup>2</sup> C Reads with CRC . . . . .	38
UART Writes with CRC . . . . .	39
UART Reads with CRC . . . . .	39
Multifunction Pin Assignments . . . . .	40

**TABLE OF CONTENTS (CONTINUED)**

General Purpose Input and Output (GPIO) . . . . .	41
GPIO Delay in Compensated vs. Non-Compensated Mode . . . . .	42
Reverse Channel Retransmission on Error . . . . .	42
Automatic Repeat Request (ARQ)/Automatic Retransmission . . . . .	42
Functional Safety Features - POST/LBIST/MBIST - CRC . . . . .	42
RoR (Reference over Reverse) . . . . .	43
GMSL2 Minimum Blanking . . . . .	43
Link Error Generator . . . . .	44
Cabling Options . . . . .	44
Eye-Opening Monitor . . . . .	44
Line Fault . . . . .	44
Spread Spectrum . . . . .	45
CSI-2 Output Interface . . . . .	45
MIPI Lane Information . . . . .	45
CSI-2 Virtual Channel . . . . .	45
MIPI CSI-2 Output Configuration . . . . .	45
MIPI Lane Deskew . . . . .	46
CFG Latch at Power-Up Pins . . . . .	46
GMSL1 Backwards Compatibility . . . . .	47
Power-Up and Link Startup . . . . .	48
Device Reset and Power Down . . . . .	49
Link and Video Lock . . . . .	49
GMSL2 Link Lock . . . . .	49
Video Lock . . . . .	50
Error and Fault Condition Monitoring . . . . .	50
Power Supplies Information, and Overvoltage and Undervoltage . . . . .	50
PCB Layout Guidelines for GMSL . . . . .	51
Thermal Management . . . . .	51
Typical Application Circuits . . . . .	52
Ordering Information . . . . .	53
Register Map . . . . .	54
Reserved, Unused, and Read-Only Register Bits . . . . .	54
Register Details . . . . .	71
Revision History . . . . .	165

**LIST OF FIGURES**

Figure 1. GMSL2 Reverse Channel Serial Outputs ..... 24

Figure 2. GMSL1 Reverse Channel Serial Outputs ..... 25

Figure 3. D-PHY Ideal Single-Ended and Resulting Differential High-Side Signals ..... 25

Figure 4. D-PHY Possible  $\Delta V_{CMTX}$  and  $\Delta V_{OD}$  Distortions of Single-Ended HS Signal ..... 26

Figure 5. GMSL2 Video Latency ..... 26

Figure 6. GMSL1 Lock Time ..... 26

Figure 7. GMSL1 Power-Up Delay ..... 27

Figure 8. GMSL1 Video Latency ..... 27

Figure 9. GMSL1 GPI-to-GPO Delay ..... 27

Figure 10. D-PHY Signaling Levels ..... 28

Figure 11. D-PHY Data Clock Timing ..... 28

Figure 12. D-PHY Global Operation Timing (a) ..... 29

Figure 13. D-PHY Global Operation Timing (b) ..... 29

Figure 14. D-PHY High-Speed Skew Calibration ..... 30

Figure 15. I<sup>2</sup>C Timing Parameters ..... 30

Figure 16. GMSL2 GPI-to-GPO Delay and Skew ..... 30

Figure 17. Single GMSL2 Link ..... 31

Figure 18. Single GMSL1 Link ..... 31

Figure 19. Video Frame Format for Bandwidth Calculation ..... 33

Figure 20. Video Timing ..... 33

Figure 21. Pixel Mode ..... 34

Figure 22. Tunnel Mode ..... 35

Figure 23. GMSL2 Memory Reading and Writing ..... 35

Figure 24. I<sup>2</sup>C CRC Engine ..... 38

Figure 25. I<sup>2</sup>C Multiple-Byte Write with CRC (with message counter enabled) ..... 38

Figure 26. I<sup>2</sup>C Single-Byte Write with CRC (with message counter enabled) ..... 38

Figure 27. I<sup>2</sup>C Multiple-Byte Read with CRC (message counter enabled) ..... 38

Figure 28. I<sup>2</sup>C Single-Byte Read with CRC (message counter enabled) ..... 39

Figure 29. UART CRC Engine ..... 39

Figure 30. UART Multiple-Byte Write Transactions with CRC (message counter enabled) ..... 39

Figure 31. UART Single-Byte Write Transactions with CRC (message counter enabled) ..... 39

Figure 32. UART Multiple-Byte Read Transaction with CRC (message counter enabled) ..... 40

Figure 33. UART Single-Byte Read Transaction with CRC (message counter enabled) ..... 40

Figure 34. Video Timing ..... 44

Figure 35. Line Fault Detection Location Options ..... 45

Figure 36. Configuration Pin Connection ..... 46

Figure 37. GMSL2 Lock Time ..... 49

---

**LIST OF TABLES**

---

Table 1. Recommended Operating Conditions . . . . .	22
Table 2. External Component Requirements . . . . .	22
Table 3. ESD Protection . . . . .	23
Table 4. Forward- and Reverse-Link Bandwidth Utilization . . . . .	32
Table 5. GMSL2 Mode MFP Pin Function Map . . . . .	40
Table 6. GMSL1 Mode MFP Pin Function Map . . . . .	40
Table 7. MFP Pin Typical Output Rise and Fall Times . . . . .	41
Table 8. CFG0 Input Map . . . . .	46
Table 9. CFG1 Input Map . . . . .	47
Table 10. Feature Availability in GMSL1 Mode . . . . .	48

## Absolute Maximum Ratings

(All voltages with respect to ground) .....		SIO_ (Inactive State) ( <i>Note a</i> ) .....	-0.3V to +1.1V
V <sub>DDIO</sub> .....	-0.3V to +3.9V	D-PHY Pins ( <i>Note b</i> ) .....	-0.3V to (V <sub>TERM</sub> + 0.1V)
V <sub>DD18</sub> .....	-0.3V to +2.0V	XRES, X2 .....	-0.3V to (V <sub>DD18</sub> + 0.3V)
V <sub>DD</sub> .....	-0.3V to +2.0V	All Other Pins ( <i>Note c</i> ) .....	-0.3V to (V <sub>DDIO</sub> + 0.3V)
V <sub>TERM</sub> .....	-0.3V to +1.32V	Continuous Power Dissipation ( <i>Note d</i> ) .....	1896mW
CAP_VDD .....	-0.3V to +1.2V	Storage Temperature Range .....	-40°C to +150°C
SIO_ (Active State) ( <i>Note a</i> ) .....	(V <sub>DD18</sub> - 1.1V) to V <sub>DD18</sub>	Soldering Temperature (Reflow) .....	+260°C

**Note a:** Active State means the device is powered up and not in Power-down modes. Inactive means the device is not powered up or powered up in Power-down mode.

**Note b:** Specified maximum voltage or 1.36V, whichever is lower.

**Note c:** Specified maximum voltage or 3.9V, whichever is lower.

**Note d:** Derate 34.5mW/°C above T<sub>A</sub> = +70°C. Maximum dissipation is determined using specified  $\theta_{JA}$  and assuming maximum acceptable die temperature of 125°C.

*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

## Package Information

### 32-Pin TQFN-SW (Side-Wettable)

Package Code	T3255Y (Click on Land Pattern Number link below for additional details.)
Outline Number	<a href="#">21-100156</a>
Land Pattern Number	<a href="#">90-100067</a>
<b>THERMAL RESISTANCE, FOUR-LAYER BOARD</b>	
Junction to Ambient ( $\theta_{JA}$ )	29°C/W
Junction to Case ( $\theta_{JC}$ )	1.7°C/W

### 32-Pin TQFN

Package Code	T3255 (Click on Land Pattern Number link below for additional details.)
Outline Number	<a href="#">21-0140</a>
Land Pattern Number	<a href="#">90-0013</a>
<b>THERMAL RESISTANCE, FOUR-LAYER BOARD</b>	
Junction to Ambient ( $\theta_{JA}$ )	29°C/W
Junction to Case ( $\theta_{JC}$ )	1.7°C/W

For the latest package outline information and land patterns (footprints), go to [www.analog.com/packages](http://www.analog.com/packages). Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board in still air. For detailed information on package thermal considerations, refer to [www.analog.com/thermal-tutorial](http://www.analog.com/thermal-tutorial).

## Electrical Characteristics

( $V_{TERM} = 1.14V$  to  $1.26V$ ,  $V_{DD18} = 1.7V$  to  $1.9V$ ,  $V_{DD} = 0.95V$  to  $1.05V$  or  $V_{DD} = 1.14V$  to  $1.26V$ ,  $V_{DDIO} = 1.7V$  to  $3.6V$ ,  $T_A = -40^{\circ}C$  to  $+105^{\circ}C$ , EP connected to PCB ground, typical values are at  $V_{TERM} = 1.2V$ ,  $V_{DD18} = V_{DDIO} = 1.8V$ ,  $V_{DD} = 1.0V$ ,  $T_A = 25^{\circ}C$ , unless otherwise noted.) ([Note 1](#))

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>DC ELECTRICAL CHARACTERISTICS / GMSL2 REVERSE CHANNEL SERIAL OUTPUTS (SEE <a href="#">Figure 1</a>)</b>						
Output Voltage Swing (Single-Ended)	$V_O$	$R_L = 100\Omega \pm 1\%$	190	250	310	mV
Output Voltage Swing (Differential)	$V_{ODT}$	$R_L = 100\Omega \pm 1\%$ , peak-to-peak differential voltage	380	500	620	mV
Change in $V_{OD}$ between Complementary Output States	$\Delta V_{OD}$	$R_L = 100\Omega \pm 1\%$ , $ V_{OD(H)} - V_{OD(L)} $			25	mV
Differential Output Offset Voltage	$V_{OS}$	$R_L = 100\Omega \pm 1\%$ , offset voltage in each output state	$V_{DD18} - 0.45$	$V_{DD18} - 0.3$	$V_{DD18} - 0.15$	V
Change in $V_{OS}$ between Complementary Output States	$\Delta V_{OS}$	$R_L = 100\Omega \pm 1\%$ , $ V_{OS(H)} - V_{OS(L)} $			25	mV
Termination Resistance (Internal)	$R_T$	Any Pin to $V_{DD18}$	50	55	60	$\Omega$
<b>DC ELECTRICAL CHARACTERISTICS / GMSL1 REVERSE CHANNEL SERIAL OUTPUTS</b>						
Differential High Output Peak Voltage $V_{(SIO\_P)} - V_{(SIO\_N)}$	$V_{RODH}$	Forward channel disabled. See <a href="#">Figure 2</a> .	HIM disabled.	30	75	mV
			HIM enabled.	50	120	
Differential Low Output Peak Voltage $V_{(SIO\_P)} - V_{(SIO\_N)}$	$V_{RODL}$	Forward channel disabled. See <a href="#">Figure 2</a> .	HIM disabled.	-75	-30	mV
			HIM enabled.	-120	-50	
Single-Ended High-Output Peak Voltage	$V_{ROSH}$	Forward channel disabled.	HIM disabled.	30	75	mV
			HIM enabled.	50	120	
Single-Ended Low-Output Peak Voltage	$V_{ROSL}$	Forward channel disabled.	HIM disabled.	-75	-30	mV
			HIM enabled.	-120	-50	
Differential Output Offset Voltage $(V_{(SIO\_P)} + V_{(SIO\_N)})/2$	$V_{DOS}$		$V_{DD18} - 0.3$		$V_{DD18}$	V
Termination Resistance (Internal)	$R_T$	Any Pin to $V_{DD18}$	50	55	60	$\Omega$
<b>DC ELECTRICAL CHARACTERISTICS / D-PHY LP TRANSMITTER</b>						
High-Level Output Voltage	$V_{OH}$		0.95	1.2	1.3	V
Low-Level Output Voltage	$V_{OL}$		-50		50	mV
Output Impedance	$Z_{OLP}$		110			$\Omega$
<b>DC ELECTRICAL CHARACTERISTICS / D-PHY HS TRANSMITTER</b>						
HS Transmit Static Common Mode Voltage	$V_{CMTX}$	See <a href="#">Figure 3</a> .	150	200	250	mV
$V_{CMTX}$ Mismatch When Output is Differential-1 or Differential-0	$ \Delta V_{CMTX(1,0)} $	$\Delta V_{CMTX(1,0)} = (V_{CMTX(1)} - V_{CMTX(0)})/2$ See <a href="#">Figure 4</a> .			5	mV

**Electrical Characteristics (continued)**

( $V_{TERM} = 1.14V$  to  $1.26V$ ,  $V_{DD18} = 1.7V$  to  $1.9V$ ,  $V_{DD} = 0.95V$  to  $1.05V$  or  $V_{DD} = 1.14V$  to  $1.26V$ ,  $V_{DDIO} = 1.7V$  to  $3.6V$ ,  $T_A = -40^{\circ}C$  to  $+105^{\circ}C$ , EP connected to PCB ground, typical values are at  $V_{TERM} = 1.2V$ ,  $V_{DD18} = V_{DDIO} = 1.8V$ ,  $V_{DD} = 1.0V$ ,  $T_A = 25^{\circ}C$ , unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
HS Transmit Differential Voltage	$ V_{OD} $	See <a href="#">Figure 3</a> .	140	200	270	mV
$V_{OD}$ Mismatch When Output is Differential-1 or Differential-0	$ \Delta V_{OD} $	See <a href="#">Figure 4</a> .			14	mV
HS Output High Voltage	$V_{OHHS}$				360	mV
Single-Ended Output Impedance	$Z_{OS}$		40	50	62.5	$\Omega$
Single-Ended Output Impedance Mismatch	$\Delta Z_{OS}$				15	%
<b>DC ELECTRICAL CHARACTERISTICS / I/O PINS</b>						
High-Level Input Voltage	$V_{IH}$		$0.7 \times V_{DDIO}$			V
Low-Level Input Voltage	$V_{IL}$				$0.3 \times V_{DDIO}$	V
High-Level Output Voltage	$V_{OH}$	$I_{OH} = -4mA$	$V_{DDIO} - 0.4$			V
Low-Level Output Voltage	$V_{OL}$	$I_{OL} = 4mA$			0.4	V
Input Current	$I_{IN}$	All pull-up/pull-down devices disabled. $V_{IN} = 0V$ to $V_{DDIO}$			1	$\mu A$
Input Capacitance	$C_{IN}$			3		pF
Internal Pull-up/Pull-down Resistance	$R_{IN}$	40k $\Omega$ enabled		40		k $\Omega$
		1M $\Omega$ enabled		1		M $\Omega$
<b>DC ELECTRICAL CHARACTERISTICS / OPEN-DRAIN PINS</b>						
High-Level Input Voltage	$V_{IH}$		$0.7 \times V_{DDIO}$			V
Low-Level Input Voltage	$V_{IL}$				$0.3 \times V_{DDIO}$	V
Low-Level Open-Drain Output Voltage	$V_{OL}$	$I_{OL} = 4mA$			0.4	V
Input Current	$I_{IN}$	All pull-up/pull-down devices disabled. $V_{IN} = 0V$ to $V_{DDIO}$			1	$\mu A$
Input Capacitance	$C_{IN}$			3		pF
Internal Pull-up Resistor	$R_{PU}$	40k $\Omega$ enabled		40		k $\Omega$
		1M $\Omega$ enabled		1		M $\Omega$
<b>DC ELECTRICAL CHARACTERISTICS / PWDNB INPUT</b>						
High-Level Input Voltage	$V_{IH}$		$0.7 \times V_{DDIO}$			V
Low-Level Input Voltage	$V_{IL}$				$0.3 \times V_{DDIO}$	V
Input Current	$I_{IN}$	$V_{IN} = 0V$ to $V_{DDIO}$			6	$\mu A$

**Electrical Characteristics (continued)**

( $V_{TERM} = 1.14V$  to  $1.26V$ ,  $V_{DD18} = 1.7V$  to  $1.9V$ ,  $V_{DD} = 0.95V$  to  $1.05V$  or  $V_{DD} = 1.14V$  to  $1.26V$ ,  $V_{DDIO} = 1.7V$  to  $3.6V$ ,  $T_A = -40^{\circ}C$  to  $+105^{\circ}C$ , EP connected to PCB ground, typical values are at  $V_{TERM} = 1.2V$ ,  $V_{DD18} = V_{DDIO} = 1.8V$ ,  $V_{DD} = 1.0V$ ,  $T_A = 25^{\circ}C$ , unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Internal Pull-down Resistance	$R_{PD}$			1		$M\Omega$
Input Capacitance	$C_{IN}$			3		pF
<b>DC ELECTRICAL CHARACTERISTICS / PUSH-PULL OUTPUTS</b>						
High-Level Output Voltage	$V_{OH}$	$I_{OH} = -4mA$		$V_{DDIO} - 0.4$		V
Low-Level Output Voltage	$V_{OL}$	$I_{OL} = 4mA$			0.4	V
<b>DC ELECTRICAL CHARACTERISTICS / LINE FAULT DETECTION INPUT (SEE Figure 35 for STP and Coax configurations)</b>						
Open Pin Voltage	$V_{O0}$	LMN0		1.25		V
	$V_{O1}$	LMN1		0.75		
<b>DC ELECTRICAL CHARACTERISTICS / REFERENCE CLOCK INPUT REQUIREMENTS (CRYSTAL) (X1, X2)</b>						
X1 Input Capacitance	$C_{IN\_X1}$			3		pF
X2 Input Capacitance	$C_{IN\_X2}$			1		pF
Internal X2 Limit Resistor	$R_{LIM}$			1.2		$k\Omega$
Internal Feedback Resistor	$R_{FB}$			10		$k\Omega$
Transconductance	$g_m$			28		$mA/V$
<b>DC ELECTRICAL CHARACTERISTICS / DO NOT USE WITH RoR - REFERENCE CLOCK REQUIREMENTS (EXTERNAL INPUT ON X1, X2 UNCONNECTED)</b>						
High-Level Input Voltage	$V_{IH}$		0.9			V
Low-Level Input Voltage	$V_{IL}$				0.4	V
Input Impedance	$R_{IN}$			10		$k\Omega$
X1 Input Capacitance	$C_{IN\_X1}$			3		pF
<b>DC ELECTRICAL CHARACTERISTICS / GMSL2 POWER SUPPLY CURRENT</b>						
Supply Current	$I_{DD}$	6Gbps link, 5.2Gbps video payload, PRBS24, four data lanes, 1.3Gbps per lane.(MAX96714)	$V_{DD} = 1.0V$	120	260	mA
			$V_{DD} = 1.2V$	124	250	
			$V_{DD18} = 1.8V$	115	158	
			$V_{TERM} = 1.2V$	14	25	
		3Gbps link, 2.4Gbps video payload, PRBS24, four data lanes, 600Mbps per lane.(MAX96714F/R)	$V_{DD} = 1.0V$	78	220	
			$V_{DD} = 1.2V$	80	210	
			$V_{DD18} = 1.8V$	114	155	
			$V_{TERM} = 1.2V$	14	22	
Maximum $V_{DDIO}$ Supply Current	$I_{DDIO}$	Per toggling GPIO, $C_L = 20pF$	$V_{DDIO}$ at 1.9V	44		$\mu A/MHz$
			$V_{DDIO}$ at 3.6V	81		

### Electrical Characteristics (continued)

( $V_{TERM}$  = 1.14V to 1.26V,  $V_{DD18}$  = 1.7V to 1.9V,  $V_{DD}$  = 0.95V to 1.05V or  $V_{DD}$  = 1.14V to 1.26V,  $V_{DDIO}$  = 1.7V to 3.6V,  $T_A$  = -40°C to +105°C, EP connected to PCB ground, typical values are at  $V_{TERM}$  = 1.2V,  $V_{DD18}$  =  $V_{DDIO}$  = 1.8V,  $V_{DD}$  = 1.0V,  $T_A$  = 25°C, unless otherwise noted.) ([Note 1](#))

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>DC ELECTRICAL CHARACTERISTICS / GMSL1 POWER SUPPLY CURRENT</b>						
Supply Current	$I_{DD}$	3.12Gbps link, 2.5Gbps video payload, RGB888 color bar pattern, four data lanes, 600Mbps per lane, High-Bandwidth Mode.	$V_{DD}$ = 1.0V	50	190	mA
			$V_{DD}$ = 1.2V	55	180	
			$V_{DD18}$ = 1.8V	60	82	
		$V_{TERM}$ = 1.2V	14	22		
<b>DC ELECTRICAL CHARACTERISTICS / POWER-DOWN CURRENT</b>						
Maximum Power-Down Current	$I_{DD}$	$V_{DDIO}$ at 3.6V	$T_A$ = 25°C	6		$\mu$ A
			$T_A$ = 105°C	6		
		$V_{TERM}$ at 1.26V	$T_A$ = +25°C	1		
			$T_A$ = +105°C	1		
		$V_{DD18}$ at 1.9V	$T_A$ = 25°C	1		
			$T_A$ = 105°C	10		
		$V_{DD}$ at 1.26V	$T_A$ = 25°C	1		
			$T_A$ = 105°C	1		
<b>AC ELECTRICAL CHARACTERISTICS / GMSL2 FORWARD CHANNEL SWITCHING CHARACTERISTICS</b>						
Lock Time	$t_{LOCK2}$	From power-up, one-shot reset, or rising edge of PWDNB to rising edge of LOCK. ( <a href="#">Note 5</a> , <a href="#">Note 6</a> )		31		ms
	$t_{LOCK}$	MAX96714R: From power-up, one-shot reset, or rising edge of PWDNB to rising edge of LOCK. ( <a href="#">Note 5</a> , <a href="#">Note 6</a> )		20		
Maximum Video Initialization Time	$t_{VIDEOSTART}$	Time from GMSL2 video packets at SIO <sub>-</sub> to valid packets at the CSI-2 output (assumes link locked and registers configured and frame filter is disabled).		0.1ms + (6600 x $T_{PCLK}$ )		ms
Maximum Video Latency	$t_{VL}$	Time from the first pixel in a GMSL2 packet at SIO <sub>-</sub> to the first pixel in the CSI-2 output packet. See <a href="#">Figure 5</a> .		1 video line + (128 x $T_{PCLK}$ )		s
PWDNB Hold Time	$t_{HOLD\_PWDNB}$	The minimum duration PWDNB must be held LOW to reset the chip.		1		ms
<b>AC ELECTRICAL CHARACTERISTICS / GMSL2 REVERSE CHANNEL SERIAL OUTPUTS (SIOP, SION)</b>						
GMSL Reverse Channel Transmitter Rise/Fall Time	$t_R, t_F$	20% to 80%, $V_O$ = 250mV, $R_L$ = 100 $\Omega$		2300		ps
Total Serial Output p-p Jitter	$t_{TSOJ}$	PRBS7, single-ended or differential output.		0.15		UI
Deterministic Serial Output p-p Jitter	$t_{DSOJ}$	PRBS7, single-ended or differential output.		0.1		UI

### Electrical Characteristics (continued)

( $V_{TERM} = 1.14V$  to  $1.26V$ ,  $V_{DD18} = 1.7V$  to  $1.9V$ ,  $V_{DD} = 0.95V$  to  $1.05V$  or  $V_{DD} = 1.14V$  to  $1.26V$ ,  $V_{DDIO} = 1.7V$  to  $3.6V$ ,  $T_A = -40^{\circ}C$  to  $+105^{\circ}C$ , EP connected to PCB ground, typical values are at  $V_{TERM} = 1.2V$ ,  $V_{DD18} = V_{DDIO} = 1.8V$ ,  $V_{DD} = 1.0V$ ,  $T_A = 25^{\circ}C$ , unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
GPI-GPO Delay Reverse Path	$t_{GPDR}$	Delay-compensated mode See <a href="#">Figure 16</a> .		15		$\mu s$
		Non-delay-compensated mode See <a href="#">Figure 16</a> .		6		
GPI-GPO Skew Reverse Path	$t_{SKEW}$	Delay-compensated mode, between GPI-GPO within a single link or link-to-link See <a href="#">Figure 16</a> .		7		ns
<b>AC ELECTRICAL CHARACTERISTICS / GMSL1 SWITCHING CHARACTERISTICS</b>						
Maximum Lock Time	$t_{LOCK1}$	See <a href="#">Figure 6</a> .		4		ms
Maximum Power-up Delay	$t_{PU}$	See <a href="#">Figure 7</a> .		19.5		ms
		See <a href="#">Figure 7</a> .		8.5		
Maximum Video Latency	$t_{VL}$	Time from the first pixel in a video line at SIO_ to the first pixel in the CSI-2 output packet. See <a href="#">Figure 8</a> .		1 video line + (128 x $T_{PCLK}$ )		s
PWDNB Hold Time	$t_{HOLD\_PWNB}$	The minimum duration PWDNB must be held LOW to reset the chip.		1		$\mu s$
GPI-to-GPO Delay	$t_{GPIO}$	Deserializer GPI to serializer GPO (cable delay not included). See <a href="#">Figure 9</a> . (Note 3)			350	$\mu s$
<b>AC ELECTRICAL CHARACTERISTICS / D-PHY HS TRANSMITTER</b>						
Common-Level Variations, HF	$\Delta V_{CMTX(HF)}$	> 450MHz, See <a href="#">Figure 4</a> . (Note 2)			15	mV <sub>RMS</sub>
Common-Level Variations, LF	$\Delta V_{CMTX(LF)}$	50MHz to 450MHz, See <a href="#">Figure 4</a> . (Note 2)			25	mV <sub>PEAK</sub>
20% to 80% Rise Time and Fall Time	$t_R$ and $t_F$	(Note 2)			0.4	UI
		(Note 2)	50			ps
TX Differential Return Loss	$S_{ddTX}$	$f_{MAX} = 1.25GHz$		-10		dB
		$f_{MAX} = 1.875GHz$		-8		
TX Common Mode Return Loss	$S_{ccTX}$	$f_{MAX} = 1.875GHz$		-7		dB
Data Lane Bit Rate	$DL_{BR}$		80		2500	Mbps
Clock Lane Frequency	$CL_{FREQ}$		40		1250	MHz
CSI-2 Output Inter-Packet Spacing	$t_{SPACE}$			300ns + 370UI		ns
<b>AC ELECTRICAL CHARACTERISTICS / D-PHY LP TRANSMITTER (Note 2)</b>						
15% to 85% Rise Time and Fall Time	$T_{RLP}/T_{FLP}$	(Note 3)			25	ns
30% to 85% Rise Time	$T_{REOT}$	See <a href="#">Figure 12</a> and <a href="#">Figure 14</a> . (Note 4)			35	ns
Load Capacitance	$C_{LOAD}$	(Note 3)	0		70	pF
<b>AC ELECTRICAL CHARACTERISTICS / D-PHY DATA-CLOCK TIMING (Note 2)</b>						
UI Instantaneous	$UI_{INST}$		0.4		12.5	ns

**Electrical Characteristics (continued)**

( $V_{TERM} = 1.14V$  to  $1.26V$ ,  $V_{DD18} = 1.7V$  to  $1.9V$ ,  $V_{DD} = 0.95V$  to  $1.05V$  or  $V_{DD} = 1.14V$  to  $1.26V$ ,  $V_{DDIO} = 1.7V$  to  $3.6V$ ,  $T_A = -40^{\circ}C$  to  $+105^{\circ}C$ , EP connected to PCB ground, typical values are at  $V_{TERM} = 1.2V$ ,  $V_{DD18} = V_{DDIO} = 1.8V$ ,  $V_{DD} = 1.0V$ ,  $T_A = 25^{\circ}C$ , unless otherwise noted.) ([Note 1](#))

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
UI Variation	$\Delta UI$	$UI \geq 1ns$ within a single burst	-10%		10%	UI
		$0.667ns \leq UI \leq 1ns$ within a single burst	-5%		5%	
Data to Clock Skew	$T_{SKEW}$	0.08Gbps to 1.0Gbps, See <a href="#">Figure 11</a> .	-0.15		0.15	$UI_{INST}$
		> 1.0Gbps to 1.5Gbps, See <a href="#">Figure 11</a> .	-0.2		0.2	
Static Data to Clock Skew (TX)	$T_{SKEW}$ Static	> 1.5Gbps, See <a href="#">Figure 11</a> .	-0.2		0.2	$UI_{INST}$
Dynamic Data to Clock Skew (TX)	$T_{SKEW}$ Dynamic	> 1.5Gbps, See <a href="#">Figure 11</a> .	-0.15		0.15	$UI_{INST}$
<b>AC ELECTRICAL CHARACTERISTICS / D-PHY GLOBAL OPERATION TIMING (<a href="#">Note 2</a>)</b>						
Time the HS Clock must be Driven by the Transmitter Prior to Any Associated Data Lane Beginning the Transition from LP to HS Mode	$T_{CLK-PRE}$	See <a href="#">Figure 13</a> .	8			UI
Time the Transmitter Drives the Clock Lane LP-00 Line State Immediately before the HS-0 Line State Starting the HS Transmission	$T_{CLK\_PREPARE}$	See <a href="#">Figure 13</a> .	38		95	ns
$T_{CLK-PREPARE}$ + Time the Transmitter Drives the HS-0 State Prior to Starting the Clock	$T_{CLK-PREPARE} + T_{CLK-ZERO}$	See <a href="#">Figure 13</a> .	300			ns
Transmitted Time Interval from the Start of $T_{HS-TRAIL}$ to the Start of the LP-11 State Following an HS Burst	$T_{EOT}$	See <a href="#">Figure 12</a> , <a href="#">Figure 13</a> , and <a href="#">Figure 14</a> .			105 + 12xUI	ns
Time the Transmitter Drives LP-11 Following an HS Burst	$T_{HS-EXIT}$	See <a href="#">Figure 12</a> , <a href="#">Figure 13</a> , and <a href="#">Figure 14</a> .	100			ns
Time the Transmitter Drives the Data Lane LP-00 Line State Immediately before the HS-0 Line State Starting the HS Transmission	$T_{HS-PREPARE}$	See <a href="#">Figure 12</a> , <a href="#">Figure 13</a> , and <a href="#">Figure 14</a> .	40 + 4xUI		85 + 6xUI	ns
$T_{HS-PREPARE}$ + Time the Transmitter Drives the HS-0 State Prior to Transmitting the Sync Sequence	$T_{HS-PREPARE} + T_{HS-ZERO}$	See <a href="#">Figure 12</a> and <a href="#">Figure 14</a> .	145 + 10xUI			ns

**Electrical Characteristics (continued)**

( $V_{TERM} = 1.14V$  to  $1.26V$ ,  $V_{DD18} = 1.7V$  to  $1.9V$ ,  $V_{DD} = 0.95V$  to  $1.05V$  or  $V_{DD} = 1.14V$  to  $1.26V$ ,  $V_{DDIO} = 1.7V$  to  $3.6V$ ,  $T_A = -40^{\circ}C$  to  $+105^{\circ}C$ , EP connected to PCB ground, typical values are at  $V_{TERM} = 1.2V$ ,  $V_{DD18} = V_{DDIO} = 1.8V$ ,  $V_{DD} = 1.0V$ ,  $T_A = 25^{\circ}C$ , unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Time the Transmitter Drives the Flipped Differential State after Last Payload Data Bit of a HS Transmission Burst	$T_{HS-TRAIL}$	See <a href="#">Figure 12</a> and <a href="#">Figure 14</a> .	60 + 4xUI			ns
Initialization Time	$T_{INIT}$		100			$\mu s$
Transmitted Length of Any Low-Power State Period	$T_{LPX}$	See <a href="#">Figure 12</a> , <a href="#">Figure 13</a> , and <a href="#">Figure 14</a> .	50			ns
Time the Transmitter Drives the Skew-Calibration Sync Pattern, 0xFFFF	$T_{SKEWCAL\_SYNC}$	See <a href="#">Figure 14</a> .		16		UI
Time the Transmitter Drives the Skew-Calibration Pattern in the Initial Skew-Calibration Mode	$T_{SKEWCAL}$	See <a href="#">Figure 14</a> .			100	$\mu s$
		See <a href="#">Figure 14</a> .	$2^{15}$			UI
Time the Transmitter Drives the Skew-Calibration Pattern in the Periodic Skew-Calibration Mode	$T_{SKEWCAL}$	See <a href="#">Figure 14</a> .			10	$\mu s$
		See <a href="#">Figure 14</a> .	$2^{10}$			UI
<b>AC ELECTRICAL CHARACTERISTICS / I<sup>2</sup>C/UART PORT TIMING (MAX96714/MAX96714F)</b>						
Output Fall Time	$t_F$	70% to 30%, $C_L = 20pF$ to $100pF$ , $1k\Omega$ pull-up to $V_{DDIO}$			150	ns
I <sup>2</sup> C/UART Wake Time	$t_{WAKEUP}$	From power-up, or rising edge of PWDNB to local register access. For remote register access, I <sup>2</sup> C/UART Wake Time is the same as lock time ( $t_{LOCK\_}$ ).		12.25		ms
<b>AC ELECTRICAL CHARACTERISTICS / I<sup>2</sup>C PORT TIMING (MAX96714R)</b>						
Output Fall Time	$t_F$	70% to 30%, $C_L = 20pF$ to $100pF$ , $1k\Omega$ pull-up to $V_{DDIO}$			150	ns
I <sup>2</sup> C Wake Time	$t_{WAKEUP}$	From power-up, or rising edge of PWDNB to local register access. For remote register access, I <sup>2</sup> C Wake Time is the same as lock time ( $t_{LOCK\_}$ ).		2.25		ms
<b>AC ELECTRICAL CHARACTERISTICS / I<sup>2</sup>C TIMING (SEE <a href="#">Figure 15</a>)</b>						
SCL Clock Frequency	$f_{SCL}$	Low $f_{SCL}$ range	9.6		100	kHz
		Mid $f_{SCL}$ range	100		400	
		High $f_{SCL}$ range	400		1000	

**Electrical Characteristics (continued)**

( $V_{TERM}$  = 1.14V to 1.26V,  $V_{DD18}$  = 1.7V to 1.9V,  $V_{DD}$  = 0.95V to 1.05V or  $V_{DD}$  = 1.14V to 1.26V,  $V_{DDIO}$  = 1.7V to 3.6V,  $T_A$  = -40°C to +105°C, EP connected to PCB ground, typical values are at  $V_{TERM}$  = 1.2V,  $V_{DD18}$  =  $V_{DDIO}$  = 1.8V,  $V_{DD}$  = 1.0V,  $T_A$  = 25°C, unless otherwise noted.) (*Note 1*)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Start Condition Hold Time	$t_{HD:STA}$	fSCL range, low	4			$\mu s$
		fSCL range, mid	0.6			
		fSCL range, high	0.26			
Low Period of SCL Clock	$t_{LOW}$	fSCL range, low	4.7			$\mu s$
		fSCL range, mid	1.3			
		fSCL range, high	0.5			
High Period of SCL Clock	$t_{HIGH}$	fSCL range, low	4			$\mu s$
		fSCL range, mid	0.6			
		fSCL range, high	0.26			
Repeated Start Condition Setup Time	$t_{SU:STA}$	fSCL range, low	4.7			$\mu s$
		fSCL range, mid	0.6			
		fSCL range, high	0.26			
Data Hold Time	$t_{HD:DAT}$	fSCL range, low	0			ns
		fSCL range, mid	0			
		fSCL range, high	0			
Data Setup Time	$t_{SU:DAT}$	fSCL range, low	250			ns
		fSCL range, mid	100			
		fSCL range, high	50			
Setup Time for Stop Condition	$t_{SU:STO}$	fSCL range, low	4			$\mu s$
		fSCL range, mid	0.6			
		fSCL range, high	0.26			
Bus Free Time	$t_{BUF}$	fSCL range, low	4.7			$\mu s$
		fSCL range, mid	1.3			
		fSCL range, high	0.5			
Data Valid Time	$t_{VD:DAT}$	fSCL range, low			3.45	$\mu s$
		fSCL range, mid			0.9	
		fSCL range, high			0.45	
Data Valid Acknowledge Time	$t_{VD:ACK}$	fSCL range, low			3.45	$\mu s$
		fSCL range, mid			0.9	
		fSCL range, high			0.45	
Pulse Width of Spikes Suppressed	$t_{SP}$	fSCL range, low			50	ns
		fSCL range, mid			50	
		fSCL range, high			50	
Capacitive Load on Each Bus Line	$C_B$				100	pF
<b>AC ELECTRICAL CHARACTERISTICS / REFERENCE CLOCK INPUT REQUIREMENTS (CRYSTAL) (X1, X2) (<i>Note 2</i>)</b>						
Frequency	$f_{XTAL}$			25		MHz

### Electrical Characteristics (continued)

( $V_{TERM}$  = 1.14V to 1.26V,  $V_{DD18}$  = 1.7V to 1.9V,  $V_{DD}$  = 0.95V to 1.05V or  $V_{DD}$  = 1.14V to 1.26V,  $V_{DDIO}$  = 1.7V to 3.6V,  $T_A$  = -40°C to +105°C, EP connected to PCB ground, typical values are at  $V_{TERM}$  = 1.2V,  $V_{DD18}$  =  $V_{DDIO}$  = 1.8V,  $V_{DD}$  = 1.0V,  $T_A$  = 25°C, unless otherwise noted.) ([Note 1](#))

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Frequency Stability + Frequency Tolerance	$f_{TN}$				±200	ppm
<b>AC ELECTRICAL CHARACTERISTICS / REFERENCE CLOCK REQUIREMENTS (EXTERNAL INPUT ON X1/OSC, X2 UNCONNECTED) (<a href="#">Note 2</a>)</b>						
<b>External Oscillator cannot be used while operating in RoR mode</b>						
Frequency	$F_{REF}$			25		MHz
Frequency Stability + Frequency Tolerance	$f_{TN}$		-200		+200	ppm
Duty Cycle	DC		40	50	60	%
Input Jitter	$t_{JIN}$	Forward data rate = 6/3Gbps Reverse data rate = 187.5Mbps Sinusoidal jitter < 1MHz (rising edge)			150	ps (p-p)
Input Rise Time	$t_R$	10% to 90%		5		ns
Input Fall Time	$t_F$	90% to 10%		5		ns

**Note 1:** Limits are 100% tested at  $T_A$  = +105°C unless otherwise noted. Limits within the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.

**Note 2:** Not production tested. Guaranteed by design and characterization.

**Note 3:**  $C_{LOAD}$  includes the low-frequency equivalent transmission line capacitance. The capacitance of Tx and Rx are assumed to always be < 10pF. The distributed line capacitance can be up to 50pF for a transmission line with 2ns delay.


**Note 4:** Additional 60pF at Rx termination center tap.

**Note 5:** Production tested using ECS ECS-250-18-33Q-DS crystal.


**Note 6:** From power-up, release of RESET\_LINK, or rising edge of the PWDNB pin, to rising edge of the LOCK pin.  $t_{RD}$  must be < 90ms if serializer powers up or is released from link reset before deserializer. For more information, see the [GMSL2 Link Lock](#) section.

### Typical Operating Characteristics

( $V_{TERM} = 1.2V$ ,  $V_{DD18} = V_{DDIO} = 1.8V$ ,  $V_{DD} = 1.0V$ ,  $T_A = +25^\circ C$  unless otherwise noted.)



### Pin Configuration



### Pin Descriptions

PIN	NAME	FUNCTION MODE			FUNCTION
		MAX96714/F	MAX96714R	GMSL1	
<b>SERIAL I/O</b>					
12	SION/SIO	SION SIO	SION SIO	SION SIO	SION: Inverted Twisted-Pair Serial-Data Input/Output. State of CFG1 on power-up determines configuration. SIO: Coax Serial-Data Input/Output. State of CFG1 on power-up determines configuration.
13	SIOP	SIOP	SIOP	SIOP	SIOP: Noninverted Twisted-Pair Serial-Data Input/Output. State of CFG1 on power-up determines configuration.
<b>CSI-2 PORT</b>					
21	D0P	D0P	D0P	D0P	Data Lane 0 Noninverted Output
22	D0N	D0N	D0N	D0N	Data Lane 0 Inverted Output


PIN	NAME	FUNCTION MODE			FUNCTION
		MAX96714/F	MAX96714R	GMSL1	
23	D1P	D1P	D1P	D1P	Data Lane 1 Noninverted Output
24	D1N	D1N	D1N	D1N	Data Lane 1 Inverted Output
25	D2P	D2P	D2P	D2P	Data Lane 2 Noninverted Output
26	D2N	D2N	D2N	D2N	Data Lane 2 Inverted Output
27	CKP	CKP	CKP	CKP	Clock Lane Noninverted Output
28	CKN	CKN	CKN	CKN	Clock Lane Inverted Output
29	D3P	D3P	D3P	D3P	Data Lane 3 Noninverted Output
30	D3N	D3N	D3N	D3N	Data Lane 3 Inverted Output
<b>MULTIFUNCTION PINS</b> see <a href="#">Table 5</a> for more info.					
1	MFP0	MS VS FSYNC_OUT DE/DV GPIO0*	MS VS FSYNC_OUT DE/DV GPIO0*	MS VS FSYNC_IN/ OUT DE/DV CNTL1 GPIO0**	MS: UART mode Select with 1MΩ Pull-down to Ground. Set MS low to select Base mode. Set MS high to select Bypass mode. MS state can also be temporarily overwritten by a register write. VS: Video Stream Vertical Sync Monitor Push-Pull Output. FSYNC_OUT: Frame Sync Push-Pull Output. DE/DV: Video Stream Data Enable or Data Valid Monitor Push-Pull Output. GPIO0: Configurable General-Purpose Input or Output. Power-up default is GPIO (general-purpose input) with a 1MΩ pull-down to ground. FSYNC_IN/OUT: Frame Sync Input with 1MΩ Pull-down to Ground or Frame Sync Push-Pull Output. CNTL1: Control 1 Push-Pull Output.
2	MFP1	SDA1 RX1* SDA2 RX2 GPIO1	GPIO1	CNTL3 GPI** GPIO1	SDA1: Pass-Through I <sup>2</sup> C Data Input/Open-Drain Output with 40kΩ Pull-up to V <sub>DDIO</sub> . RX1: Pass-Through UART Input with 40kΩ Pull-up to V <sub>DDIO</sub> (Default 1Mbps Rate). SDA2: Pass-Through I <sup>2</sup> C Data Input/Open-Drain Output with 40kΩ Pull-up to V <sub>DDIO</sub> . RX2: Pass-Through UART Input with 40kΩ Pull-up to V <sub>DDIO</sub> . GPIO1: Configurable General-Purpose Input or Output. CNTL3: Control 3 Push-Pull Output. GPI: General-Purpose Input with 40kΩ Pull-down to V <sub>DDIO</sub> .

PIN	NAME	FUNCTION MODE			FUNCTION
		MAX96714/F	MAX96714R	GMSL1	
3	MFP2	SCL1 TX1* SCL2 TX2 MS FSYNC_OUT GPIO2	FSYNC_OUT GPIO2	MS FSYNC_IN/ OUT CNTL4 GPIO2**	SCL1: Pass-Through I <sup>2</sup> C Clock Input/Open-Drain Output with 40kΩ Pull-up to V <sub>DDIO</sub> . TX1: Pass-Through UART Open-Drain Output with 40kΩ Pull-up to V <sub>DDIO</sub> (Default 1Mbps Rate). SCL2: Pass-Through I <sup>2</sup> C Clock Input/Open-Drain Output with 40kΩ Pull-up to V <sub>DDIO</sub> . TX2: Pass-Through UART Open-Drain Output with 40kΩ Pull-up to V <sub>DDIO</sub> . MS: UART mode Select with 1MΩ Pull-down to Ground. Set MS low to select Base mode. Set MS high to select Bypass mode. MS state can also be temporarily overwritten by a register write. FSYNC_OUT: Frame Sync Push-Pull Output. GPIO2: General-purpose input or output. FSYNC_IN/OUT: Frame Sync Input with 1MΩ Pull-down to Ground or Frame Sync Push-Pull Output. CNTL4: Control 4 Push-Pull Output.
4	MFP3	SDA RX	SDA	SDA RX	SDA: I <sup>2</sup> C Data Input/Open-Drain Output with 40kΩ Pull-up to V <sub>DDIO</sub> RX: UART Input with 40kΩ Pull-up to V <sub>DDIO</sub>
6	MFP4	SCL TX	SCL	SCL TX	SCL: I <sup>2</sup> C Clock Input/Open-Drain Output with 40kΩ Pull-up to V <sub>DDIO</sub> TX: UART Open-Drain Output with 40kΩ Pull-up to V <sub>DDIO</sub>
7	MFP5	LOCK VS DE/DV GPIO5	LOCK VS DE/DV GPIO5	LOCK VS DE/DV GPIO5	LOCK: Open-Drain Lock Indication Output with 40kΩ Pull-up to V <sub>DDIO</sub> . VS: Video Stream Vertical Sync Monitor Push-Pull Output. DE/DV: Video Stream Data Enable or Data Valid Monitor Push-Pull Output. GPIO5: Configurable General-Purpose Input or Output.
18	MFP6	LMN0 GPIO6	LMN0 GPIO6	LMN0 CNTL2 GPIO6	LMN0: Line Fault Monitor Input. GPIO6: Configurable General-Purpose I/O. Power-up default is GPI6 with 1MΩ pull-down to ground CNTL2: Control 2 Push-Pull Output.
19	MFP7	LMN1 GPIO7	LMN1 GPIO7	LMN1 CNTL0 GPIO7	LMN1: Line Fault Monitor Input. GPIO7: Configurable General-Purpose I/O. Power-up default is GPI7 with 1MΩ pull-down to ground CNTL0: Control 0 Push-Pull Output.
32	MFP8	ERRB GPIO8	ERRB GPIO8	ERRB GPIO8	ERRB: Open-Drain Error Indication Output with 40kΩ Pull-up to V <sub>DDIO</sub> . ERRB low indicates an error has been detected GPIO8: Configurable General-Purpose I/O
<b>MISCELLANEOUS - See <a href="#">Table 2</a></b>					
5	CFG0	CFG0	CFG0	CFG0	Configuration Pin. Voltage is latched at power-up. See <a href="#">Table 8</a> .

PIN	NAME	FUNCTION MODE			FUNCTION
		MAX96714/F	MAX96714R	GMSL1	
8	X1/OSC	X1/OSC	X1/OSC	X1/OSC	Crystal/Oscillator Input. Connect 25MHz crystal. If an oscillator is used, connect to X1
9	X2	X2	X2	X2	Crystal Input: Connect other terminal of 25MHz crystal. If an oscillator is used, leave X2 floating.
10	XRES	XRES	XRES	XRES	Connect a 402Ω ±1% resistor between XRES and ground.
14	CAP_VDD	CAP_VDD	CAP_VDD	CAP_VDD	Decoupling Capacitor for 1.0V Core Supply.
16	CFG1	CFG1	CFG1	CFG1	Configuration Pin. Voltage is latched at power-up. See <a href="#">Table 9</a> .
31	PWDNB	PWDNB	PWDNB	PWDNB	PWDNB: Active-low, input with a 1MΩ pull-down to ground. Set low to enter Power-down mode.
<b>POWER SUPPLIES - SEE <a href="#">Table 2</a></b>					
11	VDD18	VDD18	VDD18	VDD18	1.8V Analog Supply.
15	VDD	VDD	VDD	VDD	1.0V Core Supply. This pin includes an optional on-chip LDO. Connect a 0.95V to 1.05V supply to bypass LDO. Connect a 1.14V to 1.26V supply to use the internal 1.0V regulator. In order to use the internal 1V regulator, first write REG_ENABLE=1, and then write LDO_TEST=1. Place decoupling capacitor connected to PCB ground plane as close to pin as possible.
17	VDDIO	VDDIO	VDDIO	VDDIO	1.8V to 3.3V I/O Supply.
20	VTERM	VTERM	VTERM	VTERM	1.2V D-PHY Supply.
EP	EP	EP	EP	EP	Exposed pad: Connect to ground

Functional Diagrams

MAX96714/F/R



## Detailed Description

### Additional Documentation

This data sheet contains electrical specifications, pin and functional descriptions, feature overviews, and register definitions. Designers must also have the following information to correctly design using this device:

- The **GMSL2 Channel Specification** contains physical layer requirements for the PCB traces, cables, and connectors that constitute the GMSL2 link.
- The **GMSL2 Hardware Design Guide** contains recommendations for PCB design, applications circuits, selection of external components, and guidelines for use of GMSL2 signal integrity tools.
- The **GMSL2 User Guide** contains detailed programming guidelines for GMSL2 device features.
- **Errata sheets** contain deviations from published device specifications, and are specific to part number and revision ID.

Contact the factory to receive these documents, and for additional guidance on MAX96714/F/R features.

**Table 1. Recommended Operating Conditions**

PARAMETER	PIN	NOMINAL VOLTAGE	MIN	TYP	MAX	UNIT
Supply Range	V <sub>TERM</sub>		1.14	1.2	1.26	V
	V <sub>DD18</sub>		1.7	1.8	1.9	
	V <sub>DD</sub>	1.0V	0.95	1.0	1.05	
		1.2V	1.14	1.2	1.26	
V <sub>DDIO</sub>			1.7		3.6	
Operating Junction Temperature (T <sub>J</sub> )			-40		125	°C

**Table 2. External Component Requirements**

COMPONENT	SYMBOL	CONDITION	VALUE	UNIT	
XRES	R <sub>XRES</sub>	Connect R <sub>XRES</sub> resistor between XRES pin and ground.	402 ±1%, use a single resistor	Ω	
Line Fault Pull-down Resistor	R <sub>PD</sub>	Connect R <sub>PD</sub> to ground at far end of COAX/STP cable from active line fault detector; only required at side of link opposite active line fault detector.	49.9 ±1%	kΩ	
Line Fault Series Resistor	R <sub>EXT</sub>	Connect R <sub>EXT</sub> between active LMN input(s) and GMSL interconnect; only required on side of link where line fault detectors are located.	LMN0 (STP)	42.2 ±1%	kΩ
			LMN0 (Coax)	48.7 ±1%	
			LMN1 (STP/Coax)	48.7 ±1%	
Link Isolation Capacitors	C <sub>LINK</sub>	Place close to the SIO_ pins (12, 13) used in the application.	GMSL2	0.1	μF
			GMSL1 HIM Enabled	0.1	
			GMSL1 HIM Disabled	0.22	
Termination Resistor for Unused Input in Coax Mode	R <sub>TERM</sub>	Place close to the Link Isolation Capacitor for the unused input (SIOP) in Coax mode. See <a href="#">Figure 35</a> .	49.9 ±1%	Ω	

**Table 2. External Component Requirements (continued)**

COMPONENT	SYMBOL	CONDITION	VALUE	UNIT
Crystal		Place as close as possible to pins 8 and 9.	25MHz ±200ppm	
Crystal Load Capacitors		Use loading capacitors guidance from the crystal manufacturer.		
V <sub>DDIO</sub> Decoupling Capacitor*		Place a 10nF capacitor as close as possible to pin 17. Include a minimum of 10µF bulk decoupling on the PCB.		
V <sub>DD18</sub> Decoupling Capacitor*		Place a 10nF capacitor as close as possible to pin 11. Include a minimum of 10µF bulk decoupling on the PCB.		
V <sub>TERM</sub> Decoupling Capacitor*		Place a 10nF capacitor as close as possible to pin 20. Include a minimum of 10µF bulk decoupling on the PCB.		
V <sub>DD</sub> Decoupling Capacitor*		Place a 10nF capacitor as close as possible to pin 15. Include a minimum of 10µF bulk decoupling on the PCB.		
CAP_VDD Decoupling Capacitor		Place a 10nF capacitor as close as possible to pin 14. Include a minimum of 10µF bulk decoupling near the pin.		
Open-Drain Pull-up Resistors		Application-specific. Quantity and values depend on multifunction pin configurations.		
Resistors for Configuration Pin Resistor Divider	R1, R2	Place resistor divider close to pin 5 (CFG0).	Use ±1% See <a href="#">Table 8</a> .	Ω
	R1, R2	Place resistor divider close to pin 16 (CFG1).	Use ±1% See <a href="#">Table 9</a> .	Ω

\* With the exception of CAP\_VDD, power supply decoupling capacitor values are recommendations only. It is the responsibility of the board designer to determine what decoupling is necessary for the specific application.

**Table 3. ESD Protection**

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
SIO__	V <sub>ESD</sub>	Human Body Model (HBM), R <sub>D</sub> = 1.5kΩ, C <sub>S</sub> = 100pF	±8		kV	
		ISO10605, R <sub>D</sub> = 330Ω, C <sub>S</sub> = 150pF, Contact Discharge, Coax Configuration	±6			
		ISO10605, R <sub>D</sub> = 330Ω, C <sub>S</sub> = 150pF, Contact Discharge, STP Configuration	±4			
		ISO10605, R <sub>D</sub> = 330Ω, C <sub>S</sub> = 150pF, Air Discharge	±6			
		AEC-Q100-011 Rev-C1, Charged Device Model (CDM)	750		V	
All Other Pins	V <sub>ESD</sub>	Human Body Model (HBM), R <sub>D</sub> = 1.5kΩ, C <sub>S</sub> = 100pF	±4		kV	
		AEC-Q100-011 Rev-C1, Charged Device Model (CDM)	750		V	

Figures




Figure 1. GMSL2 Reverse Channel Serial Outputs




Figure 2. GMSL1 Reverse Channel Serial Outputs

Contact factory for  
 “D-PHY Ideal Single-Ended and Resulting Differential High-Speed Signals”  
 figure.

Figure 3. D-PHY Ideal Single-Ended and Resulting Differential High-Speed Signals

Contact factory for  
“D-PHY Possible  $\Delta V_{CMTX}$  and  $\Delta V_{OD}$  Distortions of Single-Ended HS Signal”  
figure.

Figure 4. D-PHY Possible  $\Delta V_{CMTX}$  and  $\Delta V_{OD}$  Distortions of Single-Ended HS Signal




Figure 5. GMSL2 Video Latency




Figure 6. GMSL1 Lock Time




Figure 7. GMSL1 Power-Up Delay




Figure 8. GMSL1 Video Latency




Figure 9. GMSL1 GPI-to-GPO Delay

Contact factory for “D-PHY LP Signaling Levels” figure.

*Figure 10. D-PHY Signaling Levels*

Contact factory for “D-PHY Data Clock Timing” figure.

*Figure 11. D-PHY Data Clock Timing*

Contact factory for “D-PHY Global Operation Timing (a)” figure.

*Figure 12. D-PHY Global Operation Timing (a)*

Contact factory for “D-PHY Global Operation Timing (b)” figure.

*Figure 13. D-PHY Global Operation Timing (b)*

Contact factory for “D-PHY High-Speed Skew Calibration” figure.

Figure 14. D-PHY High-Speed Skew Calibration




Figure 15. I<sup>2</sup>C Timing Parameters




Figure 16. GMSL2 GPI-to-GPO Delay and Skew

## Introduction

GMSL2 serializers and deserializers provide sophisticated link management for high-speed, low bit-error-rate, bidirectional serial data transport. The MAX96714/F/R deserializers support two modes: the Pixel mode offers flexible and bandwidth-efficient data transfer, while the Tunnel mode provides end-to-end data integrity of both sensor data and side-channel data.

The MAX96714/F/R support up to 3Gbps or 6Gbps forward and 187.5Mbps reverse packetized data transmission over the fixed-speed link.

## Product Overview

The MAX96714/F/R GMSL2 single-channel deserializers with GMSL1 backward compatibility connect to a serializer, which converts MIPI CSI-2 or parallel data to CSI-2 MIPI data output. It communicates to the serializer through the Control Channel using I<sup>2</sup>C/UART. UART is not available on the MAX96714R. The bidirectional data is communicated over low-cost 50Ω Coax or 100Ω STP cables that meet the GMSL2 channel specifications.

The MAX96714/F/R have a four-lane D-PHY v1.2 output port, which supports a data rate of 80Mbps to 2.5Gbps per lane. The MAX96714/F/R have four active D-PHY v1.2 lanes. The MAX96714/F/R support up to 16 virtual channels. In the Pixel mode, supported data types include RAW8/10/12/14/16/20, RGB565/666/888/YUV422 8-/10-bit, user-defined, EMB8, and generic long-packet data types. In the Tunnel mode, any CSI-2 data type is supported.

## GMSL2/1 Block Diagram




Figure 17. Single GMSL2 Link

The primary use-case is a single sensor with MIPI CSI-2 protocol and D-PHY output, as shown in [Figure 17](#), with the sensor's output sent to an SoC in GMSL2 mode at a bit rate of 3Gbps or 6Gbps. The sensor data is output on the MAX96714/MAX96714F/MAX96714R CSI-2 port for capture by the SoC.




Figure 18. Single GMSL1 Link

## GMSL2 Overview

GMSL2 is a fixed-rate transmission medium designed to carry multiple types of communication channels concurrently. The link bit rate is based on a constant-frequency link clock generated from the 25MHz crystal/external oscillator. The link clock is not related to the video pixel clock beyond the natural constraint that the video bandwidth cannot exceed the available link bandwidth.

GMSL2 uses a packet-based protocol to seamlessly share the link bandwidth between communication channels in a flexible way. Bandwidth allocation is dynamic so that if a certain channel is not active, it does not consume any link bandwidth, and all the remaining active channels can share the full link bandwidth. Maximum packet size is limited to prevent a single channel from utilizing the link bandwidth for an extended time. In most cases, the available link bandwidth exceeds the bandwidth requirement. Idle packets are used to fill in the unused link bandwidth. The same data protocol is used on forward and reverse channels, and for both video and control-channel data.

GMSL2 provides a flexible broadband data link that can transport high-bandwidth bidirectional data between remotely located devices. The MAX96714/F/R are specifically designed to be an interface between a remotely located high-

resolution camera or similar sensor. In addition to the core video/broadband streaming portion of the link, GMSL2 devices provide a variety of peripheral/auxiliary functions to enable flexible, robust system implementations.

GMSL2 provides extensive data integrity and safety features. Some of these features include CRC error detection that enables identification of errors in the video or control-data streams. In the case of control-channel CRC errors, automatic retransmission of the flagged packet maximizes control-channel speed and reliability. The internal video memory includes ECC protection to enable detection and correction of internally corrupted pixel data.

GMSL2 devices incorporate numerous link-margin optimization and monitoring functions that ensure high link margin and robust functionality. Continuous adaptive equalization occurs every second to optimize link margin to adapt to environmental changes and cable aging. An eye-opening monitor function provides continuous link-margin diagnosis and includes various threshold alarm levels that trigger run-time alerts whenever link degradation is detected.

**GMSL2 Bandwidth Information and Calculation**

The MAX96714/F/R forward links have a fixed link rate of 3Gbps or 6Gbps for the MAX96714/F/R. The reverse-link rate is fixed at 187.5Mbps. The GMSL2 protocol and channel coding overhead is roughly 14%. This leaves approximately 2.6Gbps or 5.2Gbps of data throughput in the forward direction and 162Mbps in the reverse direction. Ensure that the worst-case use cases do not exceed the available throughput of the forward and reverse links. Analog Devices' evaluation kit (EV kit) GUI includes a bandwidth (BW) calculator that can be used for initial bandwidth requirements estimates. It is recommended to consult the factory for high-bandwidth use cases to ensure error-free performance.

[Table 4](#) provides rough estimates of the bandwidth utilization for each communication channel.

**Table 4. Forward- and Reverse-Link Bandwidth Utilization**

DATA	APPROXIMATE BANDWIDTH UTILIZATION
Video (Forward Path Only)	$H \times V \times \text{fps} \times \text{bpp} \times (1 + (\% \text{ horizontal blanking})/100 + (\% \text{ vertical blanking})/100) \times 1.14$ Maximum bandwidth is limited by pixel clock rate PCLK. Pixel mode: GMSL PCLK = Received MIPI data rate/bpp Pixel mode (double pixel mode): PCLK = MIPI data rate/(2*bpp) Tunneling mode: GMSL PCLK = Received MIPI data rate/24 Maximum GMSL PCLK: 300MHz for 3Gbps link rate Maximum GMSL PCLK = 600MHz for 6Gbps link rate
I <sup>2</sup> C	18 to 60 x I <sup>2</sup> C clock rate, depending on available link bandwidth
UART	6 x UART bit rate, 5.5 x when parity bit enabled
GPIO	60 x GPIO transition rate without delay compensation 80 x GPIO transition rate with delay compensation enabled

Definitions:

H = Horizontal resolution (active pixels)

V = Vertical resolution (active video lines)

fps = Frames per second

bpp = Bits per pixel

MIPI data rate = Aggregate data rate of all lanes in the MIPI interface




Figure 19. Video Frame Format for Bandwidth Calculation

### GMSL2 Minimum Blanking

The minimum horizontal blanking period needed by the CSI-2 serializers and deserializers is the maximum of either 40 pixels or  $300\text{ns} + 370\text{UI}$  (where UI is defined as the period of CSI-2 lane rate). For most cases, 40 pixels is the larger number. The minimum vertical sync period is one video line. The minimum vertical front porch is one video line. Recommended vertical back porch is one video line.

Minimum vertical back porch in Pixel mode is the maximum of:

- 40 pixels
- $300\text{ns} + 370\text{UI}$

Minimum vertical back porch in Tunneling mode is the maximum of:

- 40 pixels
- $200 \text{ PCLK periods} + 233\text{ns}$ , where  $\text{PCLK} = \text{total MIPI data rate}/24$
- $300\text{ns} + 370\text{UI}$

These calculations provide rough estimates. Use the GMSL GUI bandwidth calculator for more precise values.




Figure 20. Video Timing

### Auto-AEQ (Automatic Adaptive Equalization)

The GMSL2 devices automatically adapt the forward path receiver characteristics to compensate for insertion loss and return loss characteristics of the channel, which consist of the cables, connectors, temperature, and PCBs. This approach optimizes performance on any channel that meets the GMSL2 channel specifications. The equalizer architecture makes

GMSL2 links robust against noise, crosstalk, and reflections. Initial adaptation is performed during link lock and then is invoked at every second to track temperature and voltage variations, all critical for a changing automotive safety application. The adaptation process optimizes the equalizer coefficients to maximize the eye opening by using the built-in eye-opening monitor.

### Tunnel and Pixel Modes

The MAX96714/MAX96714F/MAX96714R is specifically designed for advanced driver assistance systems (ADAS) where data integrity is a key safety requirement. Prior GMSL2 solutions supported only Pixel mode for transporting received data from a MIPI CSI-2 interface over the GMSL link.

In Pixel mode, the received CSI-2 data is depacketized at the serializer's CSI-2 input interface. The received CSI-2 packet header includes an error correction code (ECC), which is checked and removed at the serializer input. The received CSI-2 packet footer contains the CSI-2 cyclic redundancy check (CRC), which is also checked and removed.

Video line pixel data and video routing information, such as data type and virtual channel, are received and extracted at the CSI-2 interface. Both video pixel data, control channel data and routing information are input to a scheduler in the serializer. The scheduler packetizes and encapsulates the data using GMSL protocol and sequences data transmission across the GMSL link. Video data transport across the GMSL link is protected by line CRCs that are part of the GMSL protocol.

The deserializer receives the GMSL packets and verifies the GMSL2 line CRCs. A CSI-2 interface at the deserializer output encapsulates each video line using CSI-2 protocol and outputs it in CSI-2 format across a CSI-2 interface to the SoC. See [Figure 21](#).




Figure 21. Pixel Mode

In Tunneling mode, the received CSI-2 ECC byte and CRC bytes are checked at the serializer input. These, as well as routing and pixel data, are received as a byte stream. The byte stream is split into smaller packets that are encapsulated using GMSL2 protocol.

The serializer adds a line CRC protecting transmission across the GMSL channel. This CRC covers the entire GMSL2 packetized byte stream for a video line. See [Figure 22](#). The deserializer receives the transmitted GMSL2 packets and control channel packets, checks and removes the GMSL CRC, separates video data from control data, and reconstructs each received CSI-2 packet that is the output to the SoC on a CSI-2 interface. A CRC is calculated on the video data output on the CSI-2 interface. This CRC is compared by the deserializer to the original CRC received from the video source. This comparison guarantees that the entire data packet output on the standard MIPI interface is identical to that received at the serializer input. Tunneling mode is more bandwidth-efficient if multiple data types are being sent. Because data received at the serializer input and data output from the deserializer are verified to be identical, Tunneling mode does not allow for processing of the video data, such as watermarking or lossy data compression. Different data rate and lane count on serializer and deserializer are still possible.




Figure 22. Tunnel Mode

### Video Pipes - Stream Mode, Virtual Channel, Data Type, and Memory Information

In the GMSL2 Pixel mode, the transportation of video data is based on the concept of video pipes. Carrying data in pipes allows the GMSL2 to bridge different digital video interfaces (i.e., parallel YUV422 source to CSI-2 sink) and detection.

A pipe carries a video stream (or streams) and video synchronization data, and operates in one of three modes. In all the modes, a pipe can carry multiple concurrent video streams, with each stream having different virtual channels and data types as follows:

- Mode 1: Streams with constant Bits Per Pixel (BPP) of up to 24bpp. The BPP of the streams must be the same.
- Mode 2: Streams with 16bpp, 14bpp, 12bpp, 10bpp, or 8bpp. Streams less than 16bpp are padded with zeros.
- Mode 3: Streams with two different BPP rates. The BPP of one stream must be twice or triple that of the other stream. The higher BPP stream is 24bpp.

Modes 1 and 3 carry data at full bandwidth but put more restrictions on the BPP than Mode 2. Mode 2 allows streams with different BPP rates, but streams of less than 16bpp are carried using more bandwidth than necessary on the GMSL2 link (because of zero-padding). Mode 1 or 3 are sufficient for most applications. Mode 2 requires is more convenient if the application does not require maximum link bandwidth.

The MAX96714/F/R have one video pipe. The pipe has a dedicated video-line buffer that is 16k byte and has the capacity for a line length of up to 4096 24-bit pixels. Before the video data is sent out to the MIPI output port, the data is stored in the line buffer. In the Pixel mode, the line buffer stores a complete line of video data before the data is available for read-out by the Controller.

If the video source has a CSI-2 output, packet DT and VC can be left as-is or reassigned through register programming in Pixel mode. There are two ways to change the VC/DT within the MAX96714/F/R.

1. Use of Destination and Source. This functionality is slightly more powerful than the override functionality mentioned below due to its capabilities. Up to 16 DT/VC incoming pairs can be mapped to 16 DT/VC outgoing pairs. Refer to the GMSL2 User Guide for functionality on this feature
2. Overriding the BPP/VC/DT can be done through the BACKTOP13 - VC override - BACKTOP15/6 - MIPI Software Data Type override - BACKTOP18 - BPP override if needed.




Figure 23. GMSL2 Memory Reading and Writing

The MAX96714/F/R support a new feature called 'cut-through' in the Tunnel mode that allows the controller to start

reading from the memory sooner. Register TUN\_PKT\_START\_ADDR can adjust when to start reading from memory after written to. This allows an extension to the video line memory for lines longer than 4096 pixels, and can also reduce latency, by allowing the ability to read the memory quicker. Once data is read out, it cannot be read out a second time. [Figure 23](#) shows the MAX96714/F/R memory operation.

To prevent buffer overflow, the CSI-2 port data rate must be programmed to a equal to or greater rate than the incoming data rate. Programming the output rate to be faster than the bandwidth of the incoming video or data increases packet spacing (LP time between packets). The video memory has built-in overflow detection - BACKTOP11. This occurs when the video bandwidth is higher than the data going out on the MIPI port, not giving a chance to the memory to empty.

No reformatting of the data occurs in the Tunnel mode. It is a requirement for functional safety that the video data is unchanged, such that it can be compared against the tunneled CSI-2 CRC by the host.

After data exits a retiming buffer, it goes through a Data Type (DT) and Virtual Channel (VC) reassignment stage. If the video source has a CSI-2 output, packets DT and VC can each be left as-is, or reassigned by register programming.

The MAX96714/F/R - GMSL2 protocols allocate 24 bits of each packet for video content to effectively use the GMSL2 forward channel bandwidth. The serializer and MAX96714/F/R contain the double Pixel mode, which stuff x2 8bpp/10bpp/12bpp into the same packet. See bpp8dbly / bpp10dbly / bpp12db registers for more information.

### Video Memory ECC Protection

The integrity of data propagating through the pipe's line memory is guaranteed by ECC, which enables correction of 1-bit errors and detection of 2-bit errors per 32 bits of video data. This functionality provides protection of data not protected by the CRCs of the incoming GMSL stream or the outgoing CSI stream, eliminating the possibility that internally generated silent bit errors might corrupt the outgoing CSI-2 stream. The state of the ERRB pin and error status register FS\_INTR1 can be used to detect the presence of memory ECC errors. Intentional memory error injection is available for diagnostic purposes. See register MEM\_ECC0/1/2 for more information and to set up thresholds to detect these errors.

### Video PRBS Generator/Checker

GMSL2 devices include built-in video PRBS generators/checkers for video link testing. For example, a serializer's PRBS generator can be used in conjunction with a deserializer's PRBS checker to test the GMSL2 video channel that connects the two devices. Here, the MAX96714/MAX96714F/MAX96714R's PRBS checker functionality compares the received PRBS stream with the predicted PRBS data to establish any errors. To run the video PRBS test, refer to the GMSL2 user guide for more information.

### Frame Sync

In some camera applications, a frame-sync signal is required by the sensors to synchronize the output of a frame with the other cameras in the system. The MAX96714/F/R can generate FSYNC signal internally or receive an FSYNC signal from external SoC, and send it over to the sensor through the GMSL reverse channel. MFP0 or MFP2 is programmed to receive the external FSYNC signal and MAX96714/F/R are programmed as FSYNC subordinates. To generate the internal FSYNC, the MAX96714/F/R are programmed as FSYNC mains. See register FSYNC\_0 for details.

### Vertical and Data Enable or Data Valid Sync Outputs

The MAX96714/MAX96714F/MAX96714R can output the Vertical Sync (VS) and Data Enable/Data Valid (DE/DV) of a video stream to monitor the video timing by a processor. This feature provides access to VS and DE/DV signals not available directly at the CSI-2 output. The VS and DE/DV output are alternate functions of MFP0 and MFP5.

### Reverse Channel

A controller can send and receive control and side-channel data over the GMSL2 serial link simultaneously with high-speed video data. The MAX96714/F/R support the following interfaces:

- Primary I<sup>2</sup>C/UART - UART not present on MAX96714R
- Pass-Through I<sup>2</sup>C/UART - Not present on MAX96714R
- GPIO

All the above interfaces can pass data through the GMSL2 link, but the GMSL2 device registers can be accessed and configured only through the primary I<sup>2</sup>C/UART interface.

The reverse channel, with its various interfaces, is accessed using multifunction pins. Multifunction pins have a default

function and can be programmed to an alternate function after power-up. Due to a practical limit in the number of pins available on a given device, not all interfaces can be simultaneously supported. See [Table 5](#) and [Table 6](#) in the [Multifunction Pin Assignments](#) section for default and alternate multifunction pin functions, as well as available combinations of interfaces.

### Scheduler/Arbiter

The scheduler transmits packets with high-priority values before lower-priority values. Each communication transmit adapter sets a priority for the packet request before transmitting data to the remote side. The priority value is 2 bits, which allows for the following settings: 0 = Low, 1 = Normal, 2 = High, and 3 = Urgent - See TR0 for setting up priority. The scheduler, provided sufficient link bandwidth and chooses to transmit the packet with the highest priority among the pending active requests. Priority levels become more important as link bandwidth becomes scarce, and prioritization is assigned accordingly.

In most cases, each transmitter adapter should use the normal priority setting (priority = 1) to allow the scheduler to choose the transmission schedule based on recent bandwidth usage. Packet priority can be increased if packets require low latency or have waited for a specified period of time. For example, packets with requirements on maximum latency can have increased priority if the packet request is not serviced until half of the maximum latency requirement has elapsed. This can also be used for communications channels with continuous data flow (e.g., video). Priority can be increased when the transmit adapter data buffer approaches overflow. Conversely, register configuration allows the priority settings of each channel to be overridden. This option is useful if the host  $\mu$ C wants to prioritize one channel over the others.

Communications channels with very relaxed latency requirements can use the low-priority setting (priority = 0). These low-priority packets are not serviced by the scheduler if there are any pending requests of a higher priority setting. In this arrangement, link-bandwidth assignment can reach the theoretical maximum for video. Low-priority packets can then be transmitted during video horizontal-blanking time, during which the video-channel bandwidth usage drops considerably.

### Primary and Pass-Through I<sup>2</sup>C/UART

The primary I<sup>2</sup>C/UART is located on the SDA\_RX and SCL\_TX pins. The I<sup>2</sup>C (SDA, SCL) or UART (Tx, Rx) (not on the MAX96714R interface) is selected by the CFG0 pin voltage at power-up (see [Table 8](#)). The selected interface provides access to both the MAX96714/F/R registers and peripheral registers from either end of the link.

The main controller can reside on either end of the link (usually the deserializer side for camera applications). The MAX96714/F/R support dual main controllers, provided that software arbitration (such as token passing) is used to prevent packet collisions. The reverse channel allows only one main host to communicate at a time.

The MAX96714/F have a choice of two pass-through I<sup>2</sup>C/UART channels that share the same MFPs. These channels do not have access to registers in either the GMSL2 serializer or the deserializer; they simply tunnel the I<sup>2</sup>C or UART signal across the GMSL2 link. This allows I<sup>2</sup>C channels to be separated so that no multi-main conflicts occur.

### Message Counter

An additional functional safety feature of the MAX96714/F is the message counter, which can be used with the I<sup>2</sup>C/UART CRC feature. If enabled, the device expects a 2-byte message count from the host, indicating the number of writes being sent. The MAX96714/F count the number of read and write transactions. The writes are compared with the count sent by the host. If the two counts match, the write is accepted. If the two counts do not match, the write is rejected, a NACK is sent in return, and the error counter is incremented. A programmable threshold for the error counter asserts ERRB when reached.

For read transactions, the MAX96714/F send the message counter value to the host along with the requested data. The host should compare the sent message count against its stored value and accept the data if the counts match. Note that a read transaction has a repeated start condition, with the device address byte sent twice. This results in each read transaction incrementing the message counter twice, once for each device address byte. If the two message counter values do not agree, the data should be rejected. If a read is requested from the last used registers address, resulting in only one device address byte, the message counter is incremented once.

If the message counter values for the MAX96714/F and host do not agree, the device's message counter can be reset using a register write and the host's counter should also be reset. If the host is reset, or if its message counter is reset for any reason, the device's counter must be reset using a register write as well.

### I<sup>2</sup>C Writes with CRC

To provide additional functional safety for ADAS applications, the MAX96714/F support the addition of a Cyclic Redundancy Check (CRC) to I<sup>2</sup>C transactions. When enabled, the  $\mu$ C must compute and send a CRC byte after each data byte. See [Figure 24](#). For each single-byte or multibyte write, the deserializer first clears the CRC engine. The first CRC includes the Device Address byte, Register Address bytes, Message Counter bytes (when enabled), and first Data byte. For all the following data bytes, the CRC engine is reset and the CRC byte covers the additional data byte. When the message counter is disabled, the first CRC is calculated without the Message Counter bytes. See [Figure 25](#) and [Figure 26](#). The deserializer receives the data byte and calculates the CRC using an identical CRC engine, and verifies a match before accepting the data byte. If the CRCs do not match, a write is not accepted, a NACK is transmitted, and the error counter is triggered.




Figure 24. I<sup>2</sup>C CRC Engine




Figure 25. I<sup>2</sup>C Multiple-Byte Write with CRC (with message counter enabled)




Figure 26. I<sup>2</sup>C Single-Byte Write with CRC (with message counter enabled)

### I<sup>2</sup>C Reads with CRC

For I<sup>2</sup>C reads of the MAX96714/F registers, the device's CRC engine clears and then uses the outgoing Device Address byte(s), Register Address bytes, Message Counter bytes (when enabled), and first Data byte to calculate the first CRC byte. This is added to the data stream directly after the corresponding data byte. The CRC engine is subsequently cleared again for all other data bytes. When the message counter is disabled, the first CRC is calculated without the Message Counter bytes. See [Figure 27](#) and [Figure 28](#). When the host  $\mu$ C receives the I<sup>2</sup>C read data, the  $\mu$ C's CRC engine should calculate a CRC byte for each data byte and compare with the transmitted CRC byte.




Figure 27. I<sup>2</sup>C Multiple-Byte Read with CRC (message counter enabled)




Figure 28. I<sup>2</sup>C Single-Byte Read with CRC (message counter enabled)

### UART Writes with CRC

To provide additional functional safety for ADAS applications, the devices support the addition of a cyclic redundancy check (CRC) to UART transactions. When enabled, the  $\mu$ C must compute and send a CRC byte after each data byte. See Figure 29. For each single-byte or multi-byte write, the deserializer first clears the CRC engine. The first CRC includes the Sync Frame, Device Address byte, Register Address bytes, Message Counter bytes (when enabled), Byte Count, and first Data byte. All bytes are sent LSB first. For all following data bytes, the CRC engine is reset and the CRC byte covers the additional data byte. When the message counter is disabled, the first CRC is calculated without the Message Counter bytes. See Figure 30 and Figure 31. The devices receive the data byte and calculates the CRC using an identical CRC engine, and verifies a match before accepting the data byte. If the CRCs do not match, a write is not accepted, a NACK is transmitted, and the error counter is triggered.




Figure 29. UART CRC Engine




Figure 30. UART Multiple-Byte Write Transactions with CRC (message counter enabled)




Figure 31. UART Single-Byte Write Transactions with CRC (message counter enabled)

### UART Reads with CRC

For UART reads of registers, the device's CRC engine clears and then uses the outgoing Sync Frame, Device Address byte, Register Address bytes, Byte Count, Message Counter bytes (when enabled), and the first Data byte to calculate the first CRC byte. This is added to the data stream directly after the corresponding data byte. All bytes are sent LSB first. The CRC engine is subsequently cleared again for all other data bytes. When the message counter is disabled, the first CRC is calculated without the Message Counter bytes. See Figure 32 and Figure 33. When the host  $\mu$ C receives the UART read data, the  $\mu$ C's CRC engine should calculate a CRC byte for each data byte and compare with the transmitted CRC byte. The Ack Frame is not included in the CRC calculation because the  $\mu$ C is looking for the ACK value of 0xC3. If

there is an error, the  $\mu\text{C}$  treats the frame as a NACK and rejects the data. Note that the read command from the  $\mu\text{C}$  does not include CRC.




Figure 32. UART Multiple-Byte Read Transaction with CRC (message counter enabled)




Figure 33. UART Single-Byte Read Transaction with CRC (message counter enabled)

### Multifunction Pin Assignments

The MAX946714/F/R provide a range of peripheral I/O functions. These functions are mapped through the register control to an array of multifunction pins (MFP). Each MFP has several possible functions, but only one can be used at a time. A user selects an MFP function to suit their use-case by programming the appropriate registers:  $\text{FRSYNC} = \text{FSYNC}_0$  |  $\text{VS} = \text{CFG}_0/1$  |  $\text{DE} = \text{CFG}_2/4$  |.

The [Pin Descriptions](#) table shows default and alternate functions for each MFP, listed in order of priority (highest priority listed first). A higher priority function must be disabled when a lower-priority function is enabled, both by register writes.

**Table 5. GMSL2 Mode MFP Pin Function Map**

PIN	I <sup>2</sup> C/UART MA96714/F	I <sup>2</sup> C MA96714R	GPIO	MONITOR	OTHER FUNCTIONS	POWER-UP DEFAULT MAX96714/F	POWER-UP DEFAULT MAX96714R	PIN SLEW DEFAULT
MFP0			GPIO0	VS, DE/ DV	MS*, FRSYNC	GPIO0	GPIO0	10
MFP1	SDA1/RX1*, SDA2/ RX2*	N/A	GPIO1			RX1	GPI1	11
MFP2	SCL1/TX1*, SCL2/ TX2*	N/A	GPIO2		MS*, FRSYNC	TX1	GPI2	11
MFP3	Primary SDA/RX*	SDA				SDA or RX	SDA	I <sup>2</sup> C
MFP4	Primary SCL/TX*	SCL				SCL or TX	SCL	I <sup>2</sup> C
MFP5			GPIO5	VS, DE/ DV	LOCK	LOCK	LOCK	10
MFP6			GPIO6	LMN0		GPI6	GPI6	11
MFP7			GPIO7	LMN1		GPI7	GPI7	11
MFP8			GPIO8		ERRB	ERRB	ERRB	11

**Table 6. GMSL1 Mode MFP Pin Function Map**

PIN	I <sup>2</sup> C/ UART	REGISTER PROGRAMMABLE GPIO	MONITOR	OTHER FUNCTIONS	CONTROL OUTPUT	POWER- UP DEFAULT	PIN SLEW DEFAULT
MFP0		GPIO0	VS, DE/ DV	MS*, FRSYNC	CNTL1	GPIO0	10

**Table 6. GMSL1 Mode MFP Pin Function Map (continued)**

PIN	I <sup>2</sup> C/ UART	REGISTER PROGRAMMABLE GPIO	MONITOR	OTHER FUNCTIONS	CONTROL OUTPUT	POWER- UP DEFAULT	PIN SLEW DEFAULT
MFP1		GPIO1		GPI	CNTL3	GPI	11
MFP2		GPIO2		MS*, FRSYNC	CNTL4	GPI2	11
MFP3	SDA/ RX*					SDA	I <sup>2</sup> C
MFP4	SCL/ TX*					SCL	I <sup>2</sup> C
MFP5		GPIO5	VS, DE/ DV	LOCK		LOCK	10
MFP6		GPIO6	LMN0		CNTL2	GPI6	11
MFP7		GPIO7	LMN1		CNTL0	GPI7	11
MFP8		GPIO8		ERRB		ERRB	11

\* The MAX96714R does not have MS, UART, or Pass-through functionality.

Except for MFPs configured as I<sup>2</sup>C/UART or open-drain outputs, whose transition times are fixed, the transition time of each MFP can be changed from the default value by programming the PIO\_SLEW registers.

Transition times depend on the PIO\_SLEW\_0/1/2 and V<sub>DDIO</sub> supply voltage. See [Table 7](#) for typical rise and fall times for each PIO\_SLEW\_0/1/2 setting. To change the transition time of an MFP, program PIO\_SLEW\_0/1/2 [Table 7](#). For more information, see PIO\_SLEW\_0/1/2. When selected, the register control of transition time for these functions is automatically bypassed.

**Table 7. MFP Pin Typical Output Rise and Fall Times**

TRANSITION TIME SETTING (TTS)	RISE TIME (ns) (20% to 80%), C <sub>L</sub> = 10pF		FALL TIME (ns) (80% to 20%), C <sub>L</sub> = 10pF	
	V <sub>DDIO</sub> = 1.8V	V <sub>DDIO</sub> = 3.3V	V <sub>DDIO</sub> = 1.8V	V <sub>DDIO</sub> = 3.3V
00	1.0	0.6	0.8	0.5
01	2.1	1.1	2.0	1.1
10	4.0	2.3	4.3	2.3
11	9.0	5.0	10.0	5.0
I <sup>2</sup> C	N/A	N/A	40	30

### General Purpose Input and Output (GPIO)

The GPIO channel is used to transmit low-speed (<100Kbps) signals over the GMSL2 link. MFP pins can be programmed as GPI, GPO (push-pull output), or ODO (open-drain output). Each GPIO pin can be configured as an input, output, or input/output by programming the GPIO\_TX\_EN and GPIO\_RX\_EN register bits of each GPIO pin. Note that unwanted loop behavior is avoided for pins configured as input/output: when the pin is driven by a transition received from the remote side, the driven GPIO transition is not transmitted back. GPIO pins may alternately be controlled and read solely from registers. Most GPIO pins can be programmed for 1MΩ or 40kΩ pull-up/pull-down/no pull-up/pull-down, open drain, or push-pull output. See register GPIO\_A/GPIO\_B - MFP0 for configuration and programming.

A GPIO packet has 32 possible GPIO channel IDs. Each GPI is mapped to a channel ID according to the GPIO\_TX\_ID register. On the receiving end, each GPO outputs the received data with a programmed GPIO channel ID corresponding to the GPIO\_RX\_ID register for that pin. This provides flexibility in determining which GPIO input drives which GPIO output.

The GPIO channel is not bandwidth efficient and should be used for low-speed signals. Each GPIO transition uses 40-80 bits on the GMSL2 link for transmit and 40 bits to 60 bits on the reverse (due to received ACK packets).

Refer to the GMSL2 User Guide for more information on various configurations

### GPIO Delay in Compensated vs. Non-Compensated Mode

In the Delay-Compensated mode, a timestamp value is transmitted in addition to the value of the transition and the GPIO channel ID. This timestamp is a high-resolution value sampled by an internal 600MHz clock that records when the GPIO transition is detected at the input. The remote-side chip uses the timestamp value to wait and output the GPIO transition after a total fixed delay from the GPIO input transition. This method mitigates possible variable latency issues by making the total GPIO input-to-output delay a precise, fixed value. GPIO\_A - MFP0 enables this function and GPIO\_REV\_CDLY controls the bandwidth and delay multiplier for GPIOs.

In the Non-Compensated mode, the value of the transition is transmitted along with the GPIO channel ID. Note that GPIO channel latency is not fixed; the GMSL2 link has variable delay as a result of multiple communication channels sharing the link. A maximum latency limit is established by the GMSL2 bandwidth-sharing scheme, but significant fluctuation remains.

### Reverse Channel Retransmission on Error

#### Automatic Repeat Request (ARQ)/Automatic Retransmission

Communications channels with control data (I<sup>2</sup>C/UART, GPIO) are relatively low bandwidth but require the highest data-integrity protection. An optional automatic packet retransmission method, ARQ (Automatic Repeat reQuest), is employed here. ARQ works in conjunction with the 16-bit packet CRC to detect if packets are received without error.

Packets are appended with a 2-bit sequence number at the transmit side and an Acknowledge packet is sent from the receiver side upon successful receipt of each data packet. These packets are stored on the transmit side until they are acknowledged. If the Acknowledge packet does not arrive in a predetermined interval, or the sequence number of the Acknowledge packet does not match the expected value, the packet waiting at the top of the queue is automatically retransmitted.

The Acknowledge packet uses the same header field as low-bandwidth packets, but begins with a different special symbol to distinguish it from regular data packets. This simplified format keeps retransmission exchanges independent from the communication channel. Note that this smaller packet format contains no data, obviating the need for a full 16-bit CRC. Instead, the Header symbol is sent twice in the packet, and the instances are checked against each other to ensure a match. The Acknowledge packets also include a 2-bit sequence number that is the same sequence number of the correctly received data packet. The Data packet transmitter keeps track of which packets are acknowledged.

See ARQ0/1/2 registers for each feature GPIO/Control Channel/Pass-through 1 and 2 to configure the ARQ. By default, the ARQ is enabled for each function.

### Functional Safety Features - POST/LBIST/MBIST - CRC

The MAX96714/F integrate a number of safety features, including the power-on self test (POST), which includes the logic built-in self test (LBIST) and memory built-in self test (MBIST). At power-up, the LBIST verifies that key logic blocks are correctly functioning and free of latent faults. The MBIST checks the line-buffer memory and other small memories in the deserializer to ensure that data is stored correctly prior to being sent to the MIPI output ports. The POST produces a pass/fail result that can be read through a register for each test. A failure does not prevent the device from operation but does assert ERRB.

Registers to read information on POST/LBIST/MBIST are contained in the REG\_POST0 register.

The MAX96714/F contains the following CRCs. All CRCs require an enable and understanding on both sides of the link or communication host.

1. Forward Channel CRC - 6/3Gbps enable located in RX1 register. When enabling, select the correct pipe coming from the serializer.
2. Reverse Channel CRC - 187Mbps enable located in TR0 - Control channel CRC
3. External I<sup>2</sup>C/UART CRC - This is a CRC for I<sup>2</sup>C/UART connection leading from the MAX96714/F to the Host/Main controller. To enable this feature, see I2C\_UART\_CRC7.
4. Info Frame Forward and Reverse channel CRC - FWD - Video info frames are low bandwidth packets sent after each line and each VSYNC. REV info monitors lock status. Both are enabled by default - TR0 - Info Frame CRC enable
5. Video Line CRC - Used to detect pixel corruption within the video lines - VIDEO\_RX0
6. Video Packet CRC - When enabled, each packet carrying 36 pixels is protected by a CRC - INTR6 to enable

7. Tunnel Mode CRC - CSI-2 CRC byte - To enable, view MIPI\_PHY16
8. GPIO Forward and Reverse channel CRC - To enable, view TR0 GPIO CRC
9. Pass-Through Forward and Reverse channel 1 and 2 CRC - To enable, view TR0 Pass-through 1 / 2
10. RBB Reverse Channel CRC - Fault that occurs in arbitration and scheduling of data is FAULT\_OEN
11. Line Memory ECC - CRC cannot be trusted with the data coming in, so ECC is performed instead - FS\_INTR0. Refer to the User Guide for further setup of the ECC thresholds.
12. Register Table CRC - Can use a rolling CRC to confirm if any register change has occurred. To enable, see REGCRC0/1/2/3. Refer to the User Guide for more information.
13. EFUSE CRC - Electrical fuse that contains chip configuration and test information. This feature is located in FS\_INTR0
14. GMSL1 Video line CRC - GMSL1\_1C
15. GMSL1 Reverse Channel CRC - GMSL1\_18
16. GMSL1 Reverse Channel Packet CRC - GMSL1\_19

All CRCs mentioned above are 16-bit except for Video line, which is 32-bit.

Other functional safety functions like overvoltage, undervoltage, overflow, etc., are found in other features that apply to that particular feature.

### RoR (Reference over Reverse)

Reference Clock over Reverse Channel (RoR) is a GMSL clock operating mode where the serializer receives its reference clock from the deserializer over the GMSL link. RoR eliminates the need for a crystal oscillator on the serializer side of the link.

In RoR mode, the serializer's timing reference is extracted from the signal sent on the reverse channel. The recovered clock coming from the deserializer is used by the serializer on-chip phase-locked loop (PLL) to synthesize the serializer output reference clock RCLKOUT.

RoR mode is enabled by default on the MAX96714/F/R.

The removal of the crystal oscillator in RoR provides several advantages:

- Reduced system cost
- Increased reliability
- Reduced board area
- Simplified board layout

### GMSL2 Minimum Blanking

The minimum horizontal blanking period needed by the CSI-2 serializers and deserializers is the maximum of either 40 pixels or  $300\text{ns} + 370\text{UI}$  (where UI is defined as the period of CSI-2 lane rate). For most cases, 40 pixels is the larger number. The minimum vertical blanking period is one video line. The minimum vertical front porch is one video line. Recommended vertical back porch is one video line.

Minimum vertical back porch in Pixel mode is the maximum of:

- 40 pixels
- $300\text{ns} + 370\text{UI}$

Minimum vertical back porch in Tunneling mode is the maximum of:

- 40 pixels
- $200 \text{ PCLK periods} + 233\text{ns}$ , where  $\text{PCLK} = \text{total MIPI data rate}/24$
- $300\text{ns} + 370\text{UI}$




Figure 34. Video Timing

### Link Error Generator

Each of the GMSL links includes a configurable error generator that injects errors into the outgoing data stream immediately prior to transmission. The deserializer injects errors into the reverse channel and the serializer injects errors into the forward channel. The receiving device detects, counts, and flags the errors, enabling a thorough validation of the system's response to error conditions of varying severity. See GMSL User Guide for more information on how to implement Link Error Generator.

### Cabling Options

GMSL2 accommodates either 50Ω coaxial or 100Ω shielded-twisted pair (STP) cabling. Cables must have sufficient return and insertion loss characteristics for best full-duplex link performance. See GMSL2 Channel Specifications for more information.

### Eye-Opening Monitor

The eye-opening monitor (EOM) enables GMSL2 parts to monitor the link margin on an active link and generate an interrupt if it falls below an acceptable level. For example, if a cable is damaged, the link can run error-free, but have less link margin than desired. This allows the user to proactively react to deteriorating cable performance before any link errors occur. GMSL2 devices can measure the horizontal or vertical eye-opening of the equalizer's output. The measurement is activated automatically at a rate of approximately 1Hz once a link is active. The EOM block compares the data sampled at the center of the eye with a sample that is offset in phase for the horizontal EOM or offset in voltage for the vertical EOM. The eye-opening is then reported, and the EOM can trigger an interrupt or a reset if the opening falls below user-defined thresholds.

### Line Fault

GMSL deserializers include a novel line-fault detection circuit. It detects and reports open-circuit, short-to-battery, short-to-ground, and line-to-line short. The line fault monitor requires external resistors  $R_{EXT}$  and  $R_{PD}$  in Coax mode and STP mode connected to the LMN\_ pins as detailed in the [Figure 35](#). See [Table 2](#) for referenced component values.

The line fault monitor is disabled by default, configuration options are available through registers, and status can be read by INTR2/3 and FAULT\_STAT. Line fault detection CANNOT be used in conjunction with Power-over-Coax (PoC) or AC-coupled ground applications.

The line fault monitor pins offer flexible connection and programming in either Coax or STP applications.

[Figure 35](#) illustrates the two configuration options for the location of line-fault detection. The Local-Side Serializer Configuration is typically used for display links and Local-Side Deserializer Configuration is typically used for camera links; however, either configuration can be used on any device serial link system. Additionally, either applies to Coax or STP mode.




Figure 35. Line Fault Detection Location Options

## Spread Spectrum

The MAX96714/F/R can accept the forward channel 6/3Gbps spread spectrum, which can be used to mitigate electromagnetic interference emitted from the device. Narrow frequency peaks are reduced by modulating the internal 6GHz clock at a rate of 25kHz with a saw-tooth profile. In order to keep consistent lock times, it is recommended not to enable spread spectrum. To enable this functionality, refer to the GMSL2 User Guide or contact the factory. Not all registers are visible to customers for this feature.

## CSI-2 Output Interface

### MIPI Lane Information

Video data is output through a unidirectional MIPI CSI-2 v1.3 output port. The D-PHY v1.2 interface supports four differential lanes. To ease the PCB layout, lane and polarity swapping is supported. See MIPI\_PHY3 and MIPI\_PHY5 for more information. The D-PHY output supports data rates up to 2.5Gbps each lane.

All MIPI related configurations are programmed before video streaming begins.

### CSI-2 Virtual Channel

The device supports virtual channels, including virtual channel extension (VCX) introduced in CSI-2 v2.0, enabling up to 16 virtual channels.

### MIPI CSI-2 Output Configuration

Due to limitations on the many host receiver controllers and PCB routing, the MAX96714/F/R have many MIPI optimizations that can be used to achieve optimal MIPI timing. See MIPI\_PHY1/2/3/5/8/9 for various MIPI timing adjustments performed by the MAX96714/F/R. The MAX96714/F/R have the ability to fine-tune the MIPI output clock. See BACKTOP25. After the timing adjustments are made, a reset of the MIPI controller must be performed with the MIPI\_PHY15.

The MAX96714/F/R support continuous D-PHY clock output. When the MAX96714/F/R receive the video stream, they start sending out the Start-of-Transmission(SOT) sequence on the MIPI clock lane, followed by continuous high-speed clock pulses. The D-PHY Receiver in SoC should be ready to receive the clock SOT transition before the video is

transmitted because the SOT sequence on the clock lane is only sent out once. Once the MIPI enters the high-speed mode, the clock lane continues sending the high-speed signal until the MAX96714/F/R are reset or powered down.

The MAX96714/F/R facilitate MIPI PHY characterization by enabling the generation of PRBS output streams in the HS transmit mode directly from each D-PHY output lane. The available patterns are PRBS9, PRBS11, and PRBS18, and the resulting output data is a continuous stream not packetized by the CSI-2 controller.

### MIPI Lane Deskew

The CSI-2 D-PHY interface supports interlane deskew by transmitting deskew patterns from the transmitter when the bit transmission rate is 1.5Gbps/lane and above. Deskew is optional for data rates lower than 1.5Gbps/lane.

The MAX96714/F/R support both initial and periodic deskew. Refer to MIPI\_TX52 for more information. The user can program the length of the deskew patterns and the frequency of the periodic deskew output. Periodic deskew is automatically generated when enabled. The occurrence of the periodic deskew can be after Frame Start or Frame End. It can start every frame or after the number of frames specified by register MIPI\_TX4[5:3].

In the Tunnel mode, additional deskew capabilities are added so that Deserializer's Tx deskew generation can track Serializer's received deskew pattern in occurrence and in deskew length. See DESKEW\_INIT for more information.

### CFG Latch at Power-Up Pins

At power-up or after reset, the voltages at the CFG0 and CFG1 pins are sampled. The sampled level is used to set the initial value of certain registers.




Figure 36. Configuration Pin Connection

The voltage level at each pin is set by an external precision resistor divider connected between  $V_{DDIO}$  and ground (Figure 36), or for some configurations, by a single resistor connected to  $V_{DDIO}$  or ground. Table 8 and Table 9 show the recommended resistor values to select each configuration. The voltage level at the CFG pins is typically latched 11ms after all MAX96714/MAX96714F/MAX96714R supplies reach minimum levels required by the power-on-reset (POR) circuit. CFG pins must not be loaded with more than 10pF at power-up to ensure the proper voltage level.

Table 8. CFG0 Input Map

SPECIFICATION (Note a) (Percentage of $V_{DDIO}$ )			SUGGESTED RESISTOR VALUES (Notes b, c) (1% Tolerance)		MAPPED CONFIGURATION (Note d)		
MIN	TYP	MAX	R1 ( $\Omega$ )	R2 ( $\Omega$ )	I <sup>2</sup> CSEL MAX96714/F	I <sup>2</sup> CSEL MAX96714R	Device Address
0.0%	0.0%	11.7%	OPEN	10k	I <sup>2</sup> C	I <sup>2</sup> C	0x50
16.9%	20.2%	23.6%	80.6k	20.5k			0x54
28.8%	31.2%	35.5%	68.1k	32.4k			0x98

**Table 8. CFG0 Input Map (continued)**

SPECIFICATION (Note a) (Percentage of V <sub>DDIO</sub> )			SUGGESTED RESISTOR VALUES (Notes b, c) (1% Tolerance)		MAPPED CONFIGURATION (Note d)		
40.7%	44.0%	47.4%	56.2k	44.2k	UART	N/A	0xD4
52.6%	56.0%	59.3%	44.2k	56.2k			0xD4
64.5%	67.9%	71.2%	32.4k	68.1k			0x98
76.4%	79.8%	83.1%	20.5k	80.6k			0x54
88.3%	100%	100%	10k	OPEN			0x50

**Table 9. CFG1 Input Map**

SPECIFICATION (Note a) (Percentage of V <sub>DDIO</sub> )			SUGGESTED RESISTOR VALUES (Notes b, c) (1% Tolerance)		MAPPED CONFIGURATION (MAX96714)			MAPPED CONFIGURATION (MAX96714F/MAX96714R) (Note e)		
MIN	TYP	MAX	R1 (Ω)	R2 (Ω)	Coax or Twisted Pair	MAX96714 Data Rate (Gbps)	Tunnel or Pixel Mode	Coax or Twisted Pair	GMSL1 or GMSL2 - 3Gbps	Tunnel or Pixel Mode
0.0%	0.0%	11.7%	OPEN	10K	STP	RSVD	Tunnel	COAX	GMSL2	Tunnel
16.9%	20.2%	23.6%	80.6k	20.5k		6			GMSL1, HIM	
28.8%	32.1%	35.5%	68.1k	32.4k		RSVD	Pixel		GMSL1, Legacy	Pixel
40.7%	44.0%	47.4%	56.2k	44.2k		6			GMSL2	
52.6%	56.0%	59.3%	44.2k	56.2k	COAX	RSVD	Tunnel	STP	GMSL1, HIM	Pixel
64.5%	67.95%	71.2%	32.4k	68.1k		6			GMSL1, Legacy	
76.4%	79.8%	83.1%	20.5k	80.6k		RSVD	Pixel		GMSL1, Legacy	
88.3%	100%	100%	10k	OPEN		6			COAX	

**Note a:** Voltage divider resistor tolerance, V<sub>DDIO</sub> supply ripple, and external loading must not cause the CFG0 or CFG1 input voltage to exceed the maximum or minimum limits.

**Note b:** Until the input voltage is latched, any load on CFG0 or CFG1 (other than R1 and R2) must be ≥ 25 x (R1 + R2). Load capacitance (including R1 and R2) must be lumped-load ≤ 10pF.

**Note c:** Each resistor in the voltage divider must be ≤ 100kΩ.

**Note d:** I<sup>2</sup>CSEL: I<sup>2</sup>C or UART interface select for SDA\_RX and SCL\_TX.

**Note e:** GMSL1 default BWS = 0 (24 bit).

### GMSL1 Backwards Compatibility

The MAX96714/F/R are designed to pair with any GMSL1 serializer. However, some GMSL1 serializer features are not supported. GMSL1 backwards compatibility is only supported with forward link rates from 500Mbps to 3.12Gbps and a reverse link rate of 1Mbps. When the MAX96714/F/R are paired with a legacy GMSL1-only serializer, they must be configured for GMSL1 compatibility mode, and the available forward link rate is reduced to comply with the limitations of the specified GMSL1 serializer.

[Table 10](#) specifies the availability of common GMSL2 features in GMSL2 devices operated in the GMSL1 mode. The MAX96714/F/R may not support all GMSL1 features in [Table 10](#). Some GMSL2 features are only available in the GMSL2 mode, and thus, are not available in the GMSL1 mode. Disable the features not supported by both devices in a link.

Most features specified in [Table 10](#) can be enabled/disabled by appropriate register configuration. Serializer and deserializer subsystems are responsible for implementing the configuration pin connections needed to achieve the

desired settings. More information on how to connect to GMSL1 serializers can be found in the GMSL2 User Guide - pairing with GMSL1 serializer section.

**Table 10. Feature Availability in GMSL1 Mode**

FEATURE NAME	GMSL2 SERIALIZER IN GMSL1 MODE	GMSL2 DESERIALIZER IN GMSL1 MODE
Bus Width Select (BWS)	Yes	Yes
High-Bandwidth Mode (HIBW)	Yes	Yes
Data Rate Select (DRS) (Low-Speed Mode)	Yes	Yes
DBL (Double Mode)	Yes	Yes
HSYNC/VSYNC Encoding	Yes	Yes
Pixel CRC (6 Bits per Pixel)	Yes	Yes
Video Line CRC (32 Bits per Line)	Yes	Yes
I <sup>2</sup> C to I <sup>2</sup> C	Yes	Yes
UART to UART	Yes	Yes
UART to I <sup>2</sup> C	No	No
Pass-Through I <sup>2</sup> C Channels	No	No
I <sup>2</sup> C Address Translation	Yes	Yes
High-Immunity Mode	Yes	Yes
REV_FAST with HIBW Mode	Yes	Yes
Packet Control Channel with CRC	Yes	Yes
Packet CC Retransmission	Yes	Yes
Configuration Link	Yes	Yes
GPI to GPO on Reverse Channel	Yes	Yes
Frame Sync	Yes	Yes
Delay Compensated GPI/GPO	No	No
Line Fault	Yes	Yes
UART Base Mode	Yes	Yes
UART Bypass Mode	Yes	Yes
Spread Spectrum	Yes	Yes
Pre/Deemphasis	No	N/A
Legacy Programmable Equalization	N/A	No
Adaptive Equalization	N/A	Yes
Video Timing Generator	Yes	No
PRBS	Yes	Yes
CNTL0, 1, 2, 3 on Forward Channel	Yes	Yes
A/V Status Register Interrupt	No	No
HS/VS/DE Inversion	Yes	Yes

### Power-Up and Link Startup

GMSL2 ICs are in Power-down mode when the PWDNB pin is low or when any of the power supplies are down. Register and configurations are set to default reset conditions.

The serializer and deserializer may power up in any order. After PWDNB is released and all power supplies are up, each device starts its power-up sequence and performs the following actions in sequence:

1. Set internal registers according to the selected configuration (selected by CFG0, CFG1).

- Power-on self-test starts with MBIST followed by LBIST. Register REG\_POST0 is updated after the POST completes. The chip is reset after the POST (only for MAX96714/F).
- Device registers on local side are writable and readable through I<sup>2</sup>C or UART.
- GMSL2 PHYs perform link calibration, equalizer adaptation, and data-channel locking. Both chips set their LOCK pin high.
- Device registers on remote side are writable and readable through GMSL channel.

### Device Reset and Power Down

There are three general reset options available through register writes:

- RESET\_ALL resets all blocks including all registers, digital blocks, and analog blocks. This process is similar to driving the PWDNB pin low and then high. It resets all control registers to their defaults.
- Setting RESET\_LINK resets all GMSL PHY-related digital logic, and all data pipeline. After this bit is set, all control registers are still accessible through local reverse channel and their values are preserved. The link and data pipelines are held in RESET until RESET\_LINK is cleared.
- RESET\_ONESHOT resets all GMSL PHY-related digital logic and all data pipeline and then automatically clears itself. This is similar to setting and clearing RESET\_LINK.

Program registers that affect GMSL2 link operation (i.e., RX\_RATE, CXTP, GMSL2) first, followed by RESET\_ONESHOT, or set these registers when RESET\_LINK = 1 and then set RESET\_LINK = 0.

Asserting the PWDNB pin (active-low) places the device in Power-down mode and resets registers and device configurations to their power-up defaults. Any supply dropping below its internal threshold setting also places the device in Power-down mode.

### Link and Video Lock

#### GMSL2 Link Lock




Figure 37. GMSL2 Lock Time

Figure 37 illustrates the sequence that is used to characterize GMSL2 link lock time. Device A is the first device (serializer or deserializer) to power-up or resume operation from a RESET\_LINK state. Device B is the device (deserializer or serializer) at the other end of the GMSL link.

Link lock indicates that the data receive paths are locked (forward channel in the deserializer, reverse channel in the serializer). Video and control channel functions (I<sup>2</sup>C, GPIO) can be used immediately after link lock is asserted.

The device will establish single link GMSL2 connectivity and link lock automatically following power-up. This is an indication that the cable is plugged in and the system is up and running. Lock is obtained with no interaction between the  $\mu\text{C}$  and GMSL devices. Both serializers and deserializers have an open-drain LOCK output pin and a related status register.

The GMSL2 link uses the crystal as the reference clock for GMSL2 links, so a valid video input (PCLK) is not needed for the GMSL2 link to lock.

Notes:

1. The lock sequence is initiated by the release of the PWDNB pin or the RESET\_LINK bit in either the serializer or the deserializer.
2. Lock time is measured from the later of PWDNB or RESET\_LINK release in either the serializer or deserializer to LOCK being asserted.
3. The PWDNB/RESET\_LINK states on the two sides of the link must have overlap when both devices are in PWDNB/RESET\_LINK mode prior to the lock process starting.
4. If RESET\_LINK is used to initiate lock, PWDNB is assumed to be high after power-up (normal operation).
5. If PWDNB is used to initiate the lock, RESET\_LINK is assumed to be low after power-up (normal operation).
6. To achieve the specified lock time, time delay  $t_{RD}$  (delay between release of the PWDNB/RESET\_LINK on the two devices) must be less than the threshold specified in Note 9 of the Electrical Characteristics section. Contact the factory for guidance if this timing cannot be guaranteed.
7. Lock time and maximum allowed  $t_{RD}$  vary between different families of GMSL devices. They depend on the characteristics of both the serializer and the deserializer. The typical lock time of a specific link can be best estimated as the longer of the lock times specified in each device data sheet. Similarly, the maximum permissible  $t_{RD}$  for a specific link can be estimated as the smaller of the values specified in each device data sheet. For further guidance, contact the factory.
8. If there is an instantaneous interruption to link lock, a period of 100ms following loss of lock should be provided to enable the link to automatically recover prior to any ECU initiated resets being issued. This will minimize any disruptions caused by a transient loss in connectivity.

### Video Lock

Video lock indicates that the deserializer is receiving valid video data. After the GMSL2 link is locked, the deserializer video output PLL starts its locking sequence. The deserializer normally starts outputting video data several milliseconds after it asserts line lock, provided that it is receiving video packets from the serializer. Video lock status is typically read from a register.

### Error and Fault Condition Monitoring

The MAX96714/F/R have an open-drain, multipurpose error-reporting, and interrupt status output. The active-low ERRB pin is driven by the logical OR of a wide variety of error and event status indicators. The ability of each error condition to drive ERRB is maskable by register settings. Each error and event that can drive ERRB has a status flag within a sub-block of registers. So, the reason for assertion of ERRB can be determined by reading the register status. Errors can be automatically forwarded across the link from a serializer so that certain serializer errors, such as CSI-2 input-CRC errors, can be automatically flagged by the MAX96714/F/R's ERRB output.

### Power Supplies Information, and Overvoltage and Undervoltage

There is no required sequence to bringing up the device power supplies. An on-chip power management block manages the power domains during power-up.

The MAX96714/F/R provides flexible power supply configurations.

The 1V core supply can be provided directly or through an internal low dropout (LDO) regulator. To minimize power dissipation, connect  $1.0\text{V} \pm 5\%$  to  $V_{DD}$ . If  $V_{DD} < 1.1\text{V}$  and  $\text{CAP\_VDD} < 1.05\text{V}$ , the regulator is automatically disabled at power-up and low-resistance switches connect  $V_{DD}$  to the internal supply rails. For the internal regulator, connect  $1.2\text{V} \pm 5\%$  to  $V_{DD}$ . Following power-up, write  $\text{REG\_ENABLE} = 1$ , then write  $\text{REG\_MNL} = 1$  as part of the device initialization to enable the internal LDO.

The  $V_{DDIO}$  supply for the GPIO pins can be 1.8V to 3.3V for flexibility in accommodating devices interfacing to the part. The allowable supply voltage range is 1.7V (1.8V -5%) to 3.6V (3.3V +9%).

$V_{DD18}$  is the primary analog supply. Connect 1.8V  $\pm$ 5%.

$V_{TERM}$  is the D-PHY termination supply. Connect 1.2V  $\pm$ 5%.

Power supply ramp time recommendation:  $20\mu\text{s} < \text{ramp time} < 2\text{ms}$ . Power supply ramps should be monotonic. Once the supply voltage has reached the minimum supply voltage limit, it should not be allowed to drop below the specification.

Proper power supply bypassing of all supplies is essential for high-frequency circuit stability. See [Table 2](#). See [Table 1](#) for power supply tolerances and noise requirements. Contact the factory for guidance on sharing supplies and optimizing supply decoupling.

The MAX96714/F/R provides extensive power supply diagnostics capabilities. Overvoltage detection is also provided for all supply voltages except  $V_{DDIO}$ . As for undervoltage events, refer to the PWR0 register for information. An overvoltage (refer to INTR10 and PM\_OV\_STAT2/4 to enable) and undervoltage can be monitored with CMP\_STATUS and  $V_{DDBAD}$ . The OV/UV situation can be reported by the ERRB pin in addition to a dedicated internal interrupt flag. No further action is taken by the power manager during an overvoltage situation, and the device continues to operate normally, although it may sustain damage depending on the duration and magnitude of the overvoltage event.

When relying on the ERRB pin to convey the occurrence of an undervoltage event, connect an external 1M $\Omega$  resistor between the ERRB pin and ground, because ERRB is not a power-up default MFP function. As a result, following a reset that is triggered by an undervoltage event, the ERRB MFP pin reverts to high impedance as opposed to ERRB. During an error state, the host device expects ERRB to drive logic-low, and the presence of the aforementioned resistor enables the appropriate logic level to be maintained following the reset, alerting the host device that attention is required.

### PCB Layout Guidelines for GMSL

Proper circuit board design techniques are required for optimal GMSL link performance. This includes having at least a four-layer board to provide a proper ground plane reference, adequate thermal impedance, DC supply pin bypassing, power-over-coax or line-fault design, and high-speed GMSL trace impedance matching. Refer to the GMSL2 Hardware Design Guide for more information.


### Thermal Management

Power consumption of GMSL devices varies based on use case. The user must take care to provide sufficient heat dissipation with proper board and cooling design techniques. The package exposed pad must be connected to the PCB ground plane by an array of vias. This approach simultaneously provides the lowest electrical and thermal impedance.

System thermal management must keep the operating junction temperature below 125°C to avoid impacting device reliability.

Refer to Tutorial 4083, [Thermal Characterization of IC Packages](#) for guidance.

Typical Application Circuits



## Ordering Information

PART NUMBER	TEMP RANGE	PIN-PACKAGE	ASIL
<b>MAX96714GTJ/VY+</b>	-40°C to +105°C	32-Pin TQFN-SW-EP	B
MAX96714GTJ/VY+T	-40°C to +105°C	32-Pin TQFN-SW-EP	B
<b>MAX96714FGTJ/VY+</b>	-40°C to +105°C	32-Pin TQFN-SW-EP	B
MAX96714FGTJ/VY+T	-40°C to +105°C	32-Pin TQFN-SW-EP	B
MAX96714FGTJ/V+	-40°C to +105°C	32-Pin TQFN-EP	B
MAX96714FGTJ/V+T	-40°C to +105°C	32-Pin TQFN-EP	B
<b>MAX96714RGTJ/VY</b>	-40°C to +105°C	32-Pin TQFN-SW-EP	QM
MAX96714RGTJ/VY+T	-40°C to +105°C	32-Pin TQFN-SW-EP	QM
MAX96714RGTJ/V+	-40°C to +105°C	32-Pin TQFN-EP	QM
MAX96714RGTJ/V+T	-40°C to +105°C	32-Pin TQFN-EP	QM

*V* = Automotive qualified product

*Y* = Wettable flank

*+* = Lead(Pb)-free/RoHS-compliant package

*T* = Tape and Reel

*EP* = Exposed Pad

## Register Map

### Reserved, Unused, and Read-Only Register Bits

Not all register bits in the register space are shown in the register table. Any bit not explicitly defined in the register table should be treated as reserved and should not be modified. When a write is required to a register with both defined and undefined register bits, first read the register's contents, then create a new register value by only changing the defined bits, and finally, write the new byte to the register (Read/Replace/Write).

In this document, default values are provided for read-only register bits. Read-only bit states are changed at power-up according to the actual state of the device. To avoid overwriting these bits, treat read-only bits as undefined.

The GMSL2 equalizer requires register writes for optimal link margin.

Program the RLMS registers to optimize the link performance. After the register writes complete, perform a one-shot reset by writing bit RESET\_ONESHOT=1 in register 0x10.

RLMS Register Setting for 6Gbps GMSL2 Rate: Required for all cable lengths.

- RLMS3F = 0x143F = 0x3D
- RLMS3E = 0x143E = 0xFD
- RLMS49 = 0x1449 = 0xF5
- RLMSA3 = 0x14A3 = 0x30
- RLMSD8 = 0x14D8 = 0x07
- RLMSA5 = 0x14A5 = 0x70
- RLMS8C = 0x148C = 0x20

RLMS Register Setting for 3Gbps GMSL2 Rate: Required for all cable lengths.

- RLMS7F = 0x147F = 0x68
- RLMS7E = 0x147E = 0xA8
- RLMSA3 = 0x14A3 = 0x30
- RLMSD8 = 0x14D8 = 0x07
- RLMSA5 = 0x14A5 = 0x70
- RLMS8C = 0x148C = 0x20

Note: \*Indicates the register is stored when entering Sleep mode and is restored upon exit.

ADDRESS	RESET	NAME	MSB							LSB	
<b>DEV</b>											
0x00	0x90	<a href="#">REG0[7:0]*</a>	DEV_ADDR[6:0]							CFG_BLOCK	
0x01	0x02	<a href="#">REG1[7:0]*</a>	IIC_2_EN	IIC_1_EN	DIS_LOCAL_CC	DIS_REM_CC	TX_RATE[1:0]		RX_RATE[1:0]		
0x02	0x23	<a href="#">REG2[7:0]*</a>	-	-	VID_EN_Y	-	-	-	RSVD	RSVD	
0x03	0x50	<a href="#">REG3[7:0]*</a>	LOCK_CFG	PT_SWAP	UART_2_EN	UART_1_EN	-	-	-	-	
0x05	0xC0	<a href="#">REG5[7:0]*</a>	LOCK_EN	ERRB_EN	-	RSVD	-	-	PU_LF1	PU_LF0	
0x06	0x40	<a href="#">REG6[7:0]*</a>	-	GMSL2_A	-	I2CSEL	RSVD[3:0]				
0x07	0x27	<a href="#">REG7[7:0]*</a>	CMP_VT ERM_STATUS	-	RSVD[5:0]						
0x0D	0xC9	<a href="#">REG13[7:0]</a>	DEV_ID[7:0]								
0x0E	0x81	<a href="#">REG14[7:0]</a>	RSVD[3:0]				DEV_REV[3:0]				

ADDRESS	RESET	NAME	MSB							LSB
0x26	0x22	<a href="#">REG26[7:0]</a>	-	LF_1[2:0]			-	LF_0[2:0]		
0x38	0x00	<a href="#">IO_CHK0[7:0]</a>	PIN_DRV_EN_0[7:0]							
OVERLAP										
<b>TCTRL</b>										
0x08	0x00	<a href="#">PWR0[7:0]</a>	VDDBAD_STATUS[2:0]			CMP_STATUS[4:0]				
0x10	0x11	<a href="#">CTRL0[7:0]</a> *	RESET_ALL	RESET_LINK	RESET_ONESHOT	RSVD	RSVD	REG_ENABLE	RSVD[1:0]	
0x11	0x02	<a href="#">CTRL1[7:0]</a> *	RSVD	RSVD	RSVD	-	-	-	RSVD	CXTP_A
0x12	0x04	<a href="#">CTRL2[7:0]</a>	RSVD	RSVD	-	LDO_TEST	RSVD[1:0]		RSVD[1:0]	
0x13	0x10	<a href="#">CTRL3[7:0]</a>	RSVD	RSVD	RSVD[1:0]		LOCKED	ERROR	CMU_LOCKED	-
0x18	0xA0	<a href="#">INTR0[7:0]</a> *	RSVD	RSVD	RSVD	LOCK_OEN	AUTO_ERR_RST_EN	DEC_ERR_THR[2:0]		
0x1A	0x09	<a href="#">INTR2[7:0]</a> *	-	RSVD	RSVD	RSVD	LFLT_INT_OEN	IDLE_ERR_OEN	-	DEC_ERR_OEN_A
0x1B	0x00	<a href="#">INTR3[7:0]</a>	-	RSVD	REM_ERR_FLAG	RSVD	LFLT_INT	IDLE_ERR_FLAG	-	DEC_ERR_FLAG_A
0x1C	0x08	<a href="#">INTR4[7:0]</a> *	-	EOM_ERR_OEN_A	RSVD	-	MAX_RT_OEN	RT_CNT_OEN	PKT_CNT_OEN	-
0x1D	0x00	<a href="#">INTR5[7:0]</a>	-	EOM_ERR_FLAG_A	RSVD	-	MAX_RT_FLAG	RT_CNT_FLAG	PKT_CNT_FLAG	-
0x1E	0x1C	<a href="#">INTR6[7:0]</a> *	VDDCMP_INT_OEN	RSVD	VDDBAD_INT_OEN	FSYNC_ERR_OEN	LCRC_ERR_OEN	VPRBS_ERR_OEN	-	VID_PXL_CRC_ERR_OEN
0x1F	0x00	<a href="#">INTR7[7:0]</a>	VDDCMP_INT_FLAG	RSVD	VDDBAD_INT_FLAG	FSYNC_ERR_FLAG	LCRC_ERR_FLAG	VPRBS_ERR_FLAG	-	VID_PXL_CRC_ERR
0x21	0xDF	<a href="#">INTR9[7:0]</a> *	ERR_RX_EN	ERR_RX_RECVED	-	ERR_RX_ID[4:0]				
0x22	0x00	<a href="#">CNT0[7:0]</a>	DEC_ERR_A[7:0]							
0x24	0x00	<a href="#">CNT2[7:0]</a>	IDLE_ERR[7:0]							
<b>GMSL</b>										
0x29	0x08	<a href="#">TX1[7:0]</a> *	RSVD	-	-	ERRG_EN_A	RSVD	RSVD	RSVD	RSVD
0x2A	0x20	<a href="#">TX2[7:0]</a> *	ERRG_CNT[1:0]		ERRG_RATE[1:0]		ERRG_BURST[2:0]			ERRG_PERR
0x2D	0x28	<a href="#">RX1[7:0]</a> *	LINK_PRRBS_CHK	RSVD	RSVD[1:0]		RSVD[1:0]		RSVD	RSVD
0x2F	0x00	<a href="#">RX3[7:0]</a>	-	-	-	RSVD	RSVD	RSVD	RSVD	RSVD
0x30	0x41	<a href="#">GPIOA[7:0]</a> *	RSVD	RSVD	GPIO_FWD_CDLY[5:0]					

ADDRESS	RESET	NAME	MSB							LSB
0x31	0x88	<a href="#">GPIOB[7:0]*</a>	GPIO_TX_WNDW[1:0]						GPIO_REV_CDLY[5:0]	
<b>CC</b>										
0x40	0x26	<a href="#">I2C_0[7:0]*</a>	-	-	SLV_SH[1:0]		-	SLV_TO[2:0]		
0x48	0x42	<a href="#">UART_0[7:0]*</a>	RSVD[1:0]		REM_MS_EN	LOC_MS_EN	BYPASS_DIS_PA_R	BYPASS_TO[1:0]		BYPASS_EN
0x4C	0x26	<a href="#">I2C_PT_0[7:0]</a>	-	-	SLV_SH_PT[1:0]		-	SLV_TO_PT[2:0]		
0x4D	0x56	<a href="#">I2C_PT_1[7:0]</a>	RSVD	MST_BT_PT[2:0]			-	MST_TO_PT[2:0]		
0x4F	0x88	<a href="#">UART_PT_0[7:0]</a>	BITLEN_MAN_CF_G_2	DIS_PA_R_2	RSVD	RSVD	BITLEN_MAN_CF_G_1	DIS_PA_R_1	RSVD	RSVD
<b>CFGH VIDEO_X</b>										
0x50	0x00	<a href="#">RX0[7:0]*</a>	RX_CRC_EN	-	-	-	-	-	RSVD[1:0]	
<b>CFGH VIDEO_Y</b>										
0x51	0x01	<a href="#">RX0[7:0]*</a>	RX_CRC_EN	-	-	-	-	-	RSVD[1:0]	
<b>CFGH VIDEO_Z</b>										
0x52	0x02	<a href="#">RX0[7:0]*</a>	RX_CRC_EN	-	-	-	-	-	RSVD[1:0]	
<b>CFGH VIDEO_U</b>										
0x53	0x03	<a href="#">RX0[7:0]*</a>	RX_CRC_EN	-	-	-	-	-	RSVD[1:0]	
<b>CFGH INFOFR</b>										
0x60	0xF0	<a href="#">TR0[7:0]*</a>	TX_CRC_EN	RX_CRC_EN	RSVD[1:0]		RSVD[1:0]		RSVD[1:0]	
<b>CFGH CC</b>										
0x70	0xF0	<a href="#">TR0[7:0]*</a>	TX_CRC_EN	RX_CRC_EN	RSVD[1:0]		RSVD[1:0]		RSVD[1:0]	
0x75	0x9A	<a href="#">ARQ0[7:0]*</a>	RSVD	RSVD	RSVD	RSVD	EN	DIS_DBL_ACK_R_ETX	RSVD	RSVD
0x76	0x72	<a href="#">ARQ1[7:0]*</a>	-	RSVD[2:0]			-	-	MAX_RT_ERR_OEN	RT_CNT_OEN
0x77	0x00	<a href="#">ARQ2[7:0]</a>	MAX_RT_ERR	RT_CNT[6:0]						
<b>CFGH GPIO</b>										
0x78	0xF0	<a href="#">TR0[7:0]*</a>	TX_CRC_EN	RX_CRC_EN	RSVD[1:0]		RSVD[1:0]		RSVD[1:0]	
0x7D	0x9A	<a href="#">ARQ0[7:0]*</a>	RSVD	RSVD	RSVD	RSVD	EN	DIS_DBL_ACK_R_ETX	RSVD	RSVD
0x7E	0x72	<a href="#">ARQ1[7:0]*</a>	-	RSVD[2:0]			-	-	MAX_RT_ERR_OEN	RT_CNT_OEN

ADDRESS	RESET	NAME	MSB							LSB	
0x7F	0x00	<a href="#">ARQ2[7:0]</a>	MAX_RT_ERR	RT_CNT[6:0]							
<b>CFGC IIC_X</b>											
0x80	0xF0	<a href="#">TR0[7:0]*</a>	TX_CRC_EN	RX_CRC_EN	RSVD[1:0]		RSVD[1:0]		RSVD[1:0]		
0x85	0x9A	<a href="#">ARQ0[7:0]*</a>	RSVD	RSVD	RSVD	RSVD	EN	DIS_DBL_ACK_R ETX	RSVD	RSVD	
0x86	0x72	<a href="#">ARQ1[7:0]*</a>	-	RSVD[2:0]			-	-	MAX_RT_ERR_O EN	RT_CNT_O EN	
0x87	0x00	<a href="#">ARQ2[7:0]</a>	MAX_RT_ERR	RT_CNT[6:0]							
<b>CFGC IIC_Y</b>											
0x88	0xF0	<a href="#">TR0[7:0]*</a>	TX_CRC_EN	RX_CRC_EN	RSVD[1:0]		RSVD[1:0]		RSVD[1:0]		
0x8D	0x9A	<a href="#">ARQ0[7:0]*</a>	RSVD	RSVD	RSVD	RSVD	EN	DIS_DBL_ACK_R ETX	RSVD	RSVD	
0x8E	0x72	<a href="#">ARQ1[7:0]*</a>	-	RSVD[2:0]			-	-	MAX_RT_ERR_O EN	RT_CNT_O EN	
0x8F	0x00	<a href="#">ARQ2[7:0]</a>	MAX_RT_ERR	RT_CNT[6:0]							
<b>VID_RX Y</b>											
0x112	0x32	<a href="#">VIDEO_RX0[7:0]*</a>	LCRC_ERR	RSVD	RSVD	RSVD	RSVD	RSVD	LINE_CRC_EN	RSVD	
0x118	0x02	<a href="#">VIDEO_RX6[7:0]</a>	RSVD[2:0]			-	LIM_HEART	-	RSVD	RSVD	
0x11A	0x02	<a href="#">VIDEO_RX8[7:0]</a>	VID_BLK_LEN_ERR	VID_LOCK	VID_PKT_DET	VID_SEQ_ERR	RSVD[3:0]				
0x11C	0x00	<a href="#">VIDEO_RX10[7:0]</a>	VID_OVERFLOW	RSVD	RSVD[5:0]						
<b>VIDEO_PIPE_SEL</b>											
0x160	0x01	<a href="#">VIDEO_PIPE_EN[7:0]*</a>	-	-	-	-	-	-	VIDEO_PIPE_EN[1:0]		
0x161	0x02	<a href="#">VIDEO_PIPE_SEL[7:0]*</a>	-	-	-	-	-	VIDEO_PIPE_SEL_Y[2:0]			
<b>VRX Y</b>											
0x1E0	0x00	<a href="#">CROSS_0[7:0]</a> I*	-	CROSS0_I	CROSS0_F	CROSS0[4:0]					
0x1E1	0x01	<a href="#">CROSS_1[7:0]</a> I*	-	CROSS1_I	CROSS1_F	CROSS1[4:0]					
0x1E2	0x02	<a href="#">CROSS_2[7:0]</a> I*	-	CROSS2_I	CROSS2_F	CROSS2[4:0]					
0x1E3	0x03	<a href="#">CROSS_3[7:0]</a> I*	-	CROSS3_I	CROSS3_F	CROSS3[4:0]					

ADDRESS	RESET	NAME	MSB					LSB
0x1E4	0x04	<a href="#">CROSS_4[7:0]</a> I <sup>+</sup>	-	CROSS4 _I	CROSS4 _F			CROSS4[4:0]
0x1E5	0x05	<a href="#">CROSS_5[7:0]</a> I <sup>+</sup>	-	CROSS5 _I	CROSS5 _F			CROSS5[4:0]
0x1E6	0x06	<a href="#">CROSS_6[7:0]</a> I <sup>+</sup>	-	CROSS6 _I	CROSS6 _F			CROSS6[4:0]
0x1E7	0x07	<a href="#">CROSS_7[7:0]</a> I <sup>+</sup>	-	CROSS7 _I	CROSS7 _F			CROSS7[4:0]
0x1E8	0x08	<a href="#">CROSS_8[7:0]</a> I <sup>+</sup>	-	CROSS8 _I	CROSS8 _F			CROSS8[4:0]
0x1E9	0x09	<a href="#">CROSS_9[7:0]</a> I <sup>+</sup>	-	CROSS9 _I	CROSS9 _F			CROSS9[4:0]
0x1EA	0x0A	<a href="#">CROSS_10[7:0]</a> Q <sup>+</sup>	-	CROSS1 0_I	CROSS1 0_F			CROSS10[4:0]
0x1EB	0x0B	<a href="#">CROSS_11[7:0]</a> Q <sup>+</sup>	-	CROSS1 1_I	CROSS1 1_F			CROSS11[4:0]
0x1EC	0x0C	<a href="#">CROSS_12[7:0]</a> Q <sup>+</sup>	-	CROSS1 2_I	CROSS1 2_F			CROSS12[4:0]
0x1ED	0x0D	<a href="#">CROSS_13[7:0]</a> Q <sup>+</sup>	-	CROSS1 3_I	CROSS1 3_F			CROSS13[4:0]
0x1EE	0x0E	<a href="#">CROSS_14[7:0]</a> Q <sup>+</sup>	-	CROSS1 4_I	CROSS1 4_F			CROSS14[4:0]
0x1EF	0x0F	<a href="#">CROSS_15[7:0]</a> Q <sup>+</sup>	-	CROSS1 5_I	CROSS1 5_F			CROSS15[4:0]
0x1F0	0x10	<a href="#">CROSS_16[7:0]</a> Q <sup>+</sup>	-	CROSS1 6_I	CROSS1 6_F			CROSS16[4:0]
0x1F1	0x11	<a href="#">CROSS_17[7:0]</a> Q <sup>+</sup>	-	CROSS1 7_I	CROSS1 7_F			CROSS17[4:0]
0x1F2	0x12	<a href="#">CROSS_18[7:0]</a> Q <sup>+</sup>	-	CROSS1 8_I	CROSS1 8_F			CROSS18[4:0]
0x1F3	0x13	<a href="#">CROSS_19[7:0]</a> Q <sup>+</sup>	-	CROSS1 9_I	CROSS1 9_F			CROSS19[4:0]
0x1F4	0x14	<a href="#">CROSS_20[7:0]</a> Q <sup>+</sup>	-	CROSS2 0_I	CROSS2 0_F			CROSS20[4:0]
0x1F5	0x15	<a href="#">CROSS_21[7:0]</a> Q <sup>+</sup>	-	CROSS2 1_I	CROSS2 1_F			CROSS21[4:0]
0x1F6	0x16	<a href="#">CROSS_22[7:0]</a> Q <sup>+</sup>	-	CROSS2 2_I	CROSS2 2_F			CROSS22[4:0]
0x1F7	0x17	<a href="#">CROSS_23[7:0]</a> Q <sup>+</sup>	-	CROSS2 3_I	CROSS2 3_F			CROSS23[4:0]
0x1F8	0x18	<a href="#">CROSS_HS[7:0]</a> Q <sup>+</sup>	-	CROSS_ HS_I	CROSS_ HS_F			CROSS_HS[4:0]
0x1F9	0x19	<a href="#">CROSS_VS[7:0]</a> Q <sup>+</sup>	-	CROSS_ VS_I	CROSS_ VS_F			CROSS_VS[4:0]
0x1FA	0x1A	<a href="#">CROSS_DE[7:0]</a> Q <sup>+</sup>	-	CROSS_ DE_I	CROSS_ DE_F			CROSS_DE[4:0]
0x1FB	0x00	<a href="#">PRBS_ERR[7:0]</a> Q <sup>+</sup>						VPRBS_ERR[7:0]

ADDRESS	RESET	NAME	MSB							LSB
0x1FC	0x80	<a href="#">VPRBS[7:0]*</a>	PATGEN_CLK_SRC	-	VPRBS_FAIL	VPRBS_CHK_EN	-	-	RSVD	VIDEO_LOCK
0x1FD	0x1B	<a href="#">CROSS_27[7:0]</a>	ALT_CROSSBAR	CROSS2_7_I	CROSS2_7_F	CROSS27[4:0]				
0x1FE	0x1C	<a href="#">CROSS_28[7:0]</a>	-	CROSS2_8_I	CROSS2_8_F	CROSS28[4:0]				
0x1FF	0x1D	<a href="#">CROSS_29[7:0]</a>	-	CROSS2_9_I	CROSS2_9_F	CROSS29[4:0]				
<b>VRX_PATGEN_0</b>										
0x240	0x03	<a href="#">PATGEN_0[7:0]</a>	GEN_VS	GEN_HS	GEN_DE	VS_INV	HS_INV	DE_INV	VTG_MODE[1:0]	
0x241	0x00	<a href="#">PATGEN_1[7:0]</a>	GRAD_MODE	-	PATGEN_MODE[1:0]		-	-	-	VS_TRIGGER
0x242	0x00	<a href="#">VS_DLY_2[7:0]</a>	VS_DLY_2[7:0]							
0x243	0x00	<a href="#">VS_DLY_1[7:0]</a>	VS_DLY_1[7:0]							
0x244	0x00	<a href="#">VS_DLY_0[7:0]</a>	VS_DLY_0[7:0]							
0x245	0x00	<a href="#">VS_HIGH_2[7:0]</a>	VS_HIGH_2[7:0]							
0x246	0x00	<a href="#">VS_HIGH_1[7:0]</a>	VS_HIGH_1[7:0]							
0x247	0x00	<a href="#">VS_HIGH_0[7:0]</a>	VS_HIGH_0[7:0]							
0x248	0x00	<a href="#">VS_LOW_2[7:0]</a>	VS_LOW_2[7:0]							
0x249	0x00	<a href="#">VS_LOW_1[7:0]</a>	VS_LOW_1[7:0]							
0x24A	0x00	<a href="#">VS_LOW_0[7:0]</a>	VS_LOW_0[7:0]							
0x254	0x00	<a href="#">V2D_2[7:0]</a>	V2D_2[7:0]							
0x255	0x00	<a href="#">V2D_1[7:0]</a>	V2D_1[7:0]							
0x256	0x00	<a href="#">V2D_0[7:0]</a>	V2D_0[7:0]							
0x257	0x00	<a href="#">DE_HIGH_1[7:0]</a>	DE_HIGH_1[7:0]							
0x258	0x00	<a href="#">DE_HIGH_0[7:0]</a>	DE_HIGH_0[7:0]							
0x259	0x00	<a href="#">DE_LOW_1[7:0]</a>	DE_LOW_1[7:0]							
0x25A	0x00	<a href="#">DE_LOW_0[7:0]</a>	DE_LOW_0[7:0]							
0x25B	0x00	<a href="#">DE_CNT_1[7:0]</a>	DE_CNT_1[7:0]							
0x25C	0x00	<a href="#">DE_CNT_0[7:0]</a>	DE_CNT_0[7:0]							
0x25D	0x00	<a href="#">GRAD_INCR[7:0]</a>	GRAD_INCR[7:0]							

ADDRESS	RESET	NAME	MSB							LSB
0x25E	0x00	<a href="#">CHKR_COLO R_A_L[7:0]</a>	CHKR_COLOR_A_L[7:0]							
0x25F	0x00	<a href="#">CHKR_COLO R_A_M[7:0]</a>	CHKR_COLOR_A_M[7:0]							
0x260	0x00	<a href="#">CHKR_COLO R_A_H[7:0]</a>	CHKR_COLOR_A_H[7:0]							
0x261	0x00	<a href="#">CHKR_COLO R_B_L[7:0]</a>	CHKR_COLOR_B_L[7:0]							
0x262	0x00	<a href="#">CHKR_COLO R_B_M[7:0]</a>	CHKR_COLOR_B_M[7:0]							
0x263	0x00	<a href="#">CHKR_COLO R_B_H[7:0]</a>	CHKR_COLOR_B_H[7:0]							
0x264	0x00	<a href="#">CHKR_RPT A[7:0]</a>	CHKR_RPT_A[7:0]							
0x265	0x00	<a href="#">CHKR_RPT B[7:0]</a>	CHKR_RPT_B[7:0]							
0x266	0x00	<a href="#">CHKR_ALT[7: 0]</a>	CHKR_ALT[7:0]							
<b>GPIO0 0</b>										
0x2B0	0x81	<a href="#">GPIO_A[7:0]*</a>	RES_CF G	RSVD	TX_COM P_EN	GPIO_O UT	GPIO_IN	GPIO_R X_EN	GPIO_T X_EN	GPIO_O UT_DIS
0x2B1	0xA0	<a href="#">GPIO_B[7:0]*</a>	PULL_UPDN_SEL[1 :0]		OUT_TY PE	GPIO_TX_ID[4:0]				
0x2B2	0x40	<a href="#">GPIO_C[7:0]*</a>	OVR_RE S_CFG	RSVD	-	GPIO_RX_ID[4:0]				
<b>GPIO1 1</b>										
0x2B3	0x80	<a href="#">GPIO_A[7:0]*</a>	RES_CF G	RSVD	TX_COM P_EN	GPIO_O UT	GPIO_IN	GPIO_R X_EN	GPIO_T X_EN	GPIO_O UT_DIS
0x2B4	0xA1	<a href="#">GPIO_B[7:0]*</a>	PULL_UPDN_SEL[1 :0]		OUT_TY PE	GPIO_TX_ID[4:0]				
0x2B5	0x41	<a href="#">GPIO_C[7:0]*</a>	OVR_RE S_CFG	RSVD	-	GPIO_RX_ID[4:0]				
<b>GPIO2 2</b>										
0x2B6	0x81	<a href="#">GPIO_A[7:0]*</a>	RES_CF G	RSVD	TX_COM P_EN	GPIO_O UT	GPIO_IN	GPIO_R X_EN	GPIO_T X_EN	GPIO_O UT_DIS
0x2B7	0xA2	<a href="#">GPIO_B[7:0]*</a>	PULL_UPDN_SEL[1 :0]		OUT_TY PE	GPIO_TX_ID[4:0]				
0x2B8	0x42	<a href="#">GPIO_C[7:0]*</a>	OVR_RE S_CFG	RSVD	-	GPIO_RX_ID[4:0]				
<b>GPIO3 3</b>										
0x2B9	0x81	<a href="#">GPIO_A[7:0]*</a>	RES_CF G	RSVD	TX_COM P_EN	GPIO_O UT	GPIO_IN	GPIO_R X_EN	GPIO_T X_EN	GPIO_O UT_DIS
0x2BA	0xA3	<a href="#">GPIO_B[7:0]*</a>	PULL_UPDN_SEL[1 :0]		OUT_TY PE	GPIO_TX_ID[4:0]				
0x2BB	0x43	<a href="#">GPIO_C[7:0]*</a>	OVR_RE S_CFG	RSVD	-	GPIO_RX_ID[4:0]				
<b>GPIO4 4</b>										
0x2BC	0x81	<a href="#">GPIO_A[7:0]*</a>	RES_CF G	RSVD	TX_COM P_EN	GPIO_O UT	GPIO_IN	GPIO_R X_EN	GPIO_T X_EN	GPIO_O UT_DIS

ADDRESS	RESET	NAME	MSB							LSB
0x2BD	0xA4	<a href="#">GPIO_B[7:0]*</a>	PULL_UPDN_SEL[1:0]		OUT_TY PE	GPIO_TX_ID[4:0]				
0x2BE	0x44	<a href="#">GPIO_C[7:0]*</a>	OVR_RE S_CFG	RSVD	-	GPIO_RX_ID[4:0]				
<b>GPIO5 5</b>										
0x2BF	0x80	<a href="#">GPIO_A[7:0]*</a>	RES_CF G	RSVD	TX_COM P_EN	GPIO_O UT	GPIO_IN	GPIO_R X_EN	GPIO_T X_EN	GPIO_O UT_DIS
0x2C0	0xA5	<a href="#">GPIO_B[7:0]*</a>	PULL_UPDN_SEL[1:0]		OUT_TY PE	GPIO_TX_ID[4:0]				
0x2C1	0x45	<a href="#">GPIO_C[7:0]*</a>	OVR_RE S_CFG	RSVD	-	GPIO_RX_ID[4:0]				
<b>GPIO6 6</b>										
0x2C2	0x81	<a href="#">GPIO_A[7:0]*</a>	RES_CF G	RSVD	TX_COM P_EN	GPIO_O UT	GPIO_IN	GPIO_R X_EN	GPIO_T X_EN	GPIO_O UT_DIS
0x2C3	0xA6	<a href="#">GPIO_B[7:0]*</a>	PULL_UPDN_SEL[1:0]		OUT_TY PE	GPIO_TX_ID[4:0]				
0x2C4	0x46	<a href="#">GPIO_C[7:0]*</a>	OVR_RE S_CFG	RSVD	-	GPIO_RX_ID[4:0]				
<b>GPIO7 7</b>										
0x2C5	0x81	<a href="#">GPIO_A[7:0]*</a>	RES_CF G	RSVD	TX_COM P_EN	GPIO_O UT	GPIO_IN	GPIO_R X_EN	GPIO_T X_EN	GPIO_O UT_DIS
0x2C6	0xA7	<a href="#">GPIO_B[7:0]*</a>	PULL_UPDN_SEL[1:0]		OUT_TY PE	GPIO_TX_ID[4:0]				
0x2C7	0x47	<a href="#">GPIO_C[7:0]*</a>	OVR_RE S_CFG	RSVD	-	GPIO_RX_ID[4:0]				
<b>GPIO8 8</b>										
0x2C8	0x81	<a href="#">GPIO_A[7:0]*</a>	RES_CF G	RSVD	TX_COM P_EN	GPIO_O UT	GPIO_IN	GPIO_R X_EN	GPIO_T X_EN	GPIO_O UT_DIS
0x2C9	0xA8	<a href="#">GPIO_B[7:0]*</a>	PULL_UPDN_SEL[1:0]		OUT_TY PE	GPIO_TX_ID[4:0]				
0x2CA	0x48	<a href="#">GPIO_C[7:0]*</a>	OVR_RE S_CFG	RSVD	-	GPIO_RX_ID[4:0]				
<b>BACKTOP</b>										
0x308	0x01	<a href="#">BACKTOP1[7:0]*</a>	-	-	CSIPLLY_LOCK	-	-	-	RSVD	RSVD
0x312	0x00	<a href="#">BACKTOP11[7:0]</a>	-	-	cmd_ove rflow2	-	-	-	LMO_Y	-
0x313	0x02	<a href="#">BACKTOP12[7:0]*</a>	-	-	-	-	-	RSVD	CSI_OU T_EN	RSVD
0x314	0x00	<a href="#">BACKTOP13[7:0]</a>	soft_vc_y[3:0]				-	-	-	-
0x316	0x00	<a href="#">BACKTOP15[7:0]</a>	soft_dt_y_h[1:0]		-	-	-	-	-	
0x317	0x00	<a href="#">BACKTOP16[7:0]</a>	-	-	-	-	soft_dt_y_l[3:0]			
0x319	0x00	<a href="#">BACKTOP18[7:0]</a>	-	-	-	soft_bpp_y[4:0]				
0x31C	0x00	<a href="#">BACKTOP21[7:0]</a>	-	-	bpp8dbly	-	-	-	-	

ADDRESS	RESET	NAME	MSB							LSB
0x31D	0x00	<a href="#">BACKTOP22[7:0]</a>	override_bpp_vc_dty	-	-	-	-	-	-	-
0x31F	0x00	<a href="#">BACKTOP24[7:0]</a>	-	-	bpp8dbly_mode	-	RSVD[3:0]			
0x320	0x2F	<a href="#">BACKTOP25[7:0]</a>	-	-	phy1_csi_tx_dppll_fb_fraction_predef_en	phy1_csi_tx_dppll_predef_freq[4:0]				
0x322	0x00	<a href="#">BACKTOP27[7:0]</a>	-	-	yuv_8_10_mux_mode2	-	-	-	-	-
0x325	0x00	<a href="#">BACKTOP30[7:0]</a>	BACKTOP_W_FRAME	-	-	-	-	-	-	-
0x327	0x00	<a href="#">BACKTOP32[7:0]</a>	-	-	bpp10dbly_mode	-	-	-	bpp10dbly	-
<b>MIPI_PHY</b>										
0x330	0x00	<a href="#">MIPI_PHY0[7:0]*</a>	force_csi_out_en	-	-	-	-	-	-	-
0x331	0x00	<a href="#">MIPI_PHY1[7:0]*</a>	t_hs_przero[1:0]		t_hs_prep[1:0]		t_clk_trail[1:0]		t_clk_przero[1:0]	
0x332	0xF4	<a href="#">MIPI_PHY2[7:0]*</a>	phy_Stdbyn[3:0]				t_lpx[1:0]		t_hs_trail[1:0]	
0x333	0xE4	<a href="#">MIPI_PHY3[7:0]*</a>	phy1_lane_map[3:0]				phy0_lane_map[3:0]			
0x335	0x00	<a href="#">MIPI_PHY5[7:0]*</a>	t_clk_prep[1:0]		phy1_pol_map[2:0]			phy0_pol_map[2:0]		
0x338	0x00	<a href="#">MIPI_PHY8[7:0]</a>	t_lpxesc[2:0]			RSVD	RSVD	RSVD	RSVD	RSVD
0x33F	0x00	<a href="#">MIPI_PHY15[7:0]*</a>	-	-	-	-	-	-	RST_MIPITX_LO	-
0x340	0x00	<a href="#">MIPI_PHY16[7:0]*</a>	-	-	TUN_DATA_CRC_ERR_OEN	TUN_EC_C_UNCORR_ERR_OEN	TUN_EC_C_CORR_ERR_OEN	-	-	VID_OVERFLOW_OEN
0x341	0x00	<a href="#">MIPI_PHY17[7:0]</a>	-	-	TUN_DATA_CRC_ERR	TUN_EC_C_UNCORR_ERR	TUN_EC_C_CORR_ERR	-	-	VID_OVERFLOW_FLAG
0x342	0x00	<a href="#">MIPI_PHY18[7:0]</a>	-	-	-	-	csi2_tx1_pkt_cnt[3:0]			
0x344	0x00	<a href="#">MIPI_PHY20[7:0]</a>	phy1_pkt_cnt[3:0]				-	-	-	-
0x350	0x00	<a href="#">MIPI_PRBS_0[7:0]</a>	MIPI_PRBS_EN_P1_LN1[1:0]		MIPI_PRBS_EN_P1_LN0[1:0]		MIPI_PRBS_EN_P0_LN1[1:0]		MIPI_PRBS_EN_P0_LN0[1:0]	

ADDRESS	RESET	NAME	MSB							LSB	
<b>FSYNC</b>											
0x3E0	0x0E	<a href="#">FSYNC_0[7:0]</a> I*	RSVD	RSVD	FSYNC_OUT_P N	RSVD	FSYNC_MODE[1:0]		FSYNC_METH[1:0]		
0x3E1	0x00	<a href="#">FSYNC_1[7:0]</a> I*	RSVD[1:0]		RSVD[1:0]		FSYNC_PER_DIV[3:0]				
0x3E2	0xA1	<a href="#">FSYNC_2[7:0]</a> I*	MST_LINK_SEL[2:0]			RSVD	RSVD[3:0]				
0x3E5	0x00	<a href="#">FSYNC_5[7:0]</a> I*	FSYNC_PERIOD_L[7:0]								
0x3E6	0x00	<a href="#">FSYNC_6[7:0]</a> I*	FSYNC_PERIOD_M[7:0]								
0x3E7	0x00	<a href="#">FSYNC_7[7:0]</a> I*	FSYNC_PERIOD_H[7:0]								
0x3EF	0x92	<a href="#">FSYNC_15[7:0]</a>	FS_GPI O_TYPE	FS_USE XTAL	-	RSVD	-	-	RSVD	-	
0x3F1	0xF0	<a href="#">FSYNC_17[7:0]</a>	FSYNC_TX_ID[4:0]					FSYNC_ERR_THR[2:0]			
0x3F6	0x00	<a href="#">FSYNC_22[7:0]</a>	FSYNC_LOSS_O F_LOCK	FSYNC_LOCKED	RSVD[5:0]						
<b>MIPI_TX 1</b>											
0x441	0x00	<a href="#">MIPI_TX1[7:0]</a> *	MODE[7:0]								
0x442	0x00	<a href="#">MIPI_TX2[7:0]</a>	STATUS[7:0]								
0x443	0x01	<a href="#">MIPI_TX3[7:0]</a>	DESKEW_INIT[7:0]								
0x444	0x01	<a href="#">MIPI_TX4[7:0]</a>	DESKEW_PER[7:0]								
0x445	0x71	<a href="#">MIPI_TX5[7:0]</a>	CSI2_T_PRE[7:0]								
0x44A	0xD0	<a href="#">MIPI_TX10[7:0]</a> Q*	CSI2_LANE_CNT[1: 0]	RSVD	RSVD	CSI_VC X_EN	RSVD[2:0]				
0x44B	0x00	<a href="#">MIPI_TX11[7:0]</a> Q*	MAP_EN_L[7:0]								
0x44C	0x00	<a href="#">MIPI_TX12[7:0]</a> Q*	MAP_EN_H[7:0]								
0x44D	0x00	<a href="#">MIPI_TX13[7:0]</a> Q*	MAP_SRC_0[7:0]								
0x44E	0x00	<a href="#">MIPI_TX14[7:0]</a> Q*	MAP_DST_0[7:0]								
0x44F	0x00	<a href="#">MIPI_TX15[7:0]</a> Q*	MAP_SRC_1[7:0]								
0x450	0x00	<a href="#">MIPI_TX16[7:0]</a> Q*	MAP_DST_1[7:0]								
0x451	0x00	<a href="#">MIPI_TX17[7:0]</a> Q*	MAP_SRC_2[7:0]								
0x452	0x00	<a href="#">MIPI_TX18[7:0]</a> Q*	MAP_DST_2[7:0]								
0x453	0x00	<a href="#">MIPI_TX19[7:0]</a> Q*	MAP_SRC_3[7:0]								

ADDRESS	RESET	NAME	MSB						LSB
0x454	0x00	<a href="#">MIPI_TX20[7:0]</a> *							MAP_DST_3[7:0]
0x455	0x00	<a href="#">MIPI_TX21[7:0]</a>							MAP_SRC_4[7:0]
0x456	0x00	<a href="#">MIPI_TX22[7:0]</a>							MAP_DST_4[7:0]
0x457	0x00	<a href="#">MIPI_TX23[7:0]</a>							MAP_SRC_5[7:0]
0x458	0x00	<a href="#">MIPI_TX24[7:0]</a>							MAP_DST_5[7:0]
0x459	0x00	<a href="#">MIPI_TX25[7:0]</a>							MAP_SRC_6[7:0]
0x45A	0x00	<a href="#">MIPI_TX26[7:0]</a>							MAP_DST_6[7:0]
0x45B	0x00	<a href="#">MIPI_TX27[7:0]</a>							MAP_SRC_7[7:0]
0x45C	0x00	<a href="#">MIPI_TX28[7:0]</a>							MAP_DST_7[7:0]
0x45D	0x00	<a href="#">MIPI_TX29[7:0]</a>							MAP_SRC_8[7:0]
0x45E	0x00	<a href="#">MIPI_TX30[7:0]</a>							MAP_DST_8[7:0]
0x45F	0x00	<a href="#">MIPI_TX31[7:0]</a>							MAP_SRC_9[7:0]
0x460	0x00	<a href="#">MIPI_TX32[7:0]</a>							MAP_DST_9[7:0]
0x461	0x00	<a href="#">MIPI_TX33[7:0]</a>							MAP_SRC_10[7:0]
0x462	0x00	<a href="#">MIPI_TX34[7:0]</a>							MAP_DST_10[7:0]
0x463	0x00	<a href="#">MIPI_TX35[7:0]</a>							MAP_SRC_11[7:0]
0x464	0x00	<a href="#">MIPI_TX36[7:0]</a>							MAP_DST_11[7:0]
0x465	0x00	<a href="#">MIPI_TX37[7:0]</a>							MAP_SRC_12[7:0]
0x466	0x00	<a href="#">MIPI_TX38[7:0]</a>							MAP_DST_12[7:0]
0x467	0x00	<a href="#">MIPI_TX39[7:0]</a>							MAP_SRC_13[7:0]
0x468	0x00	<a href="#">MIPI_TX40[7:0]</a>							MAP_DST_13[7:0]
0x469	0x00	<a href="#">MIPI_TX41[7:0]</a>							MAP_SRC_14[7:0]
0x46A	0x00	<a href="#">MIPI_TX42[7:0]</a>							MAP_DST_14[7:0]
0x46B	0x00	<a href="#">MIPI_TX43[7:0]</a>							MAP_SRC_15[7:0]
0x46C	0x00	<a href="#">MIPI_TX44[7:0]</a>							MAP_DST_15[7:0]

ADDRESS	RESET	NAME	MSB						LSB
0x46D	0x00	<a href="#">MIPI_TX45[7:0]*</a>	MAP_DPHY_DEST_3[1:0]		MAP_DPHY_DEST_2[1:0]		MAP_DPHY_DEST_1[1:0]		MAP_DPHY_DEST_0[1:0]
0x46E	0x00	<a href="#">MIPI_TX46[7:0]*</a>	MAP_DPHY_DEST_7[1:0]		MAP_DPHY_DEST_6[1:0]		MAP_DPHY_DEST_5[1:0]		MAP_DPHY_DEST_4[1:0]
0x46F	0x00	<a href="#">MIPI_TX47[7:0]*</a>	MAP_DPHY_DEST_11[1:0]		MAP_DPHY_DEST_10[1:0]		MAP_DPHY_DEST_9[1:0]		MAP_DPHY_DEST_8[1:0]
0x470	0x00	<a href="#">MIPI_TX48[7:0]*</a>	MAP_DPHY_DEST_15[1:0]		MAP_DPHY_DEST_14[1:0]		MAP_DPHY_DEST_13[1:0]		MAP_DPHY_DEST_12[1:0]
0x472	0x00	<a href="#">MIPI_TX50[7:0]</a>	SKEW_PER_SEL[7:0]						
0x473	0x00	<a href="#">MIPI_TX51[7:0]*</a>	TUN_WAIT_VS_START[2:0]		ALT2_M EM_MA P8	MODE_ DT	ALT_ME M_MAP1 0	ALT_ME M_MAP8	ALT_ME M_MAP1 2
0x474	0x08	<a href="#">MIPI_TX52[7:0]*</a>	TUN_NO _CORR	DESKEW_TUN[1:0]	RSVD[1:0]		RSVD	RSVD	TUN_EN
0x476	0x00	<a href="#">MIPI_TX54[7:0]*</a>	TUN_PKT_START_ADDR[7:0]						
<b>MIPI_TX_EXT 1</b>									
0x510	0x00	<a href="#">MIPI_TX_EXT 0[7:0]</a>	MAP_SRC_0_H[2:0]		MAP_DST_0_H[2:0]		-	-	
0x511	0x00	<a href="#">MIPI_TX_EXT 1[7:0]</a>	MAP_SRC_1_H[2:0]		MAP_DST_1_H[2:0]		-	-	
0x512	0x00	<a href="#">MIPI_TX_EXT 2[7:0]</a>	MAP_SRC_2_H[2:0]		MAP_DST_2_H[2:0]		-	-	
0x513	0x00	<a href="#">MIPI_TX_EXT 3[7:0]</a>	MAP_SRC_3_H[2:0]		MAP_DST_3_H[2:0]		-	-	
0x514	0x00	<a href="#">MIPI_TX_EXT 4[7:0]</a>	MAP_SRC_4_H[2:0]		MAP_DST_4_H[2:0]		-	-	
0x515	0x00	<a href="#">MIPI_TX_EXT 5[7:0]</a>	MAP_SRC_5_H[2:0]		MAP_DST_5_H[2:0]		-	-	
0x516	0x00	<a href="#">MIPI_TX_EXT 6[7:0]</a>	MAP_SRC_6_H[2:0]		MAP_DST_6_H[2:0]		-	-	
0x517	0x00	<a href="#">MIPI_TX_EXT 7[7:0]</a>	MAP_SRC_7_H[2:0]		MAP_DST_7_H[2:0]		-	-	
0x518	0x00	<a href="#">MIPI_TX_EXT 8[7:0]</a>	MAP_SRC_8_H[2:0]		MAP_DST_8_H[2:0]		-	-	
0x519	0x00	<a href="#">MIPI_TX_EXT 9[7:0]</a>	MAP_SRC_9_H[2:0]		MAP_DST_9_H[2:0]		-	-	
0x51A	0x00	<a href="#">MIPI_TX_EXT 10[7:0]</a>	MAP_SRC_10_H[2:0]		MAP_DST_10_H[2:0]		-	-	
0x51B	0x00	<a href="#">MIPI_TX_EXT 11[7:0]</a>	MAP_SRC_11_H[2:0]		MAP_DST_11_H[2:0]		-	-	
0x51C	0x00	<a href="#">MIPI_TX_EXT 12[7:0]</a>	MAP_SRC_12_H[2:0]		MAP_DST_12_H[2:0]		-	-	
0x51D	0x00	<a href="#">MIPI_TX_EXT 13[7:0]</a>	MAP_SRC_13_H[2:0]		MAP_DST_13_H[2:0]		-	-	
0x51E	0x00	<a href="#">MIPI_TX_EXT 14[7:0]</a>	MAP_SRC_14_H[2:0]		MAP_DST_14_H[2:0]		-	-	
0x51F	0x00	<a href="#">MIPI_TX_EXT 15[7:0]</a>	MAP_SRC_15_H[2:0]		MAP_DST_15_H[2:0]		-	-	

ADDRESS	RESET	NAME	MSB							LSB
<b>MISC</b>										
0x540	0x00	<a href="#">CFG_0[7:0]</a>	VS_OUT_1	-	-	RSVD[4:0]				
0x541	0x00	<a href="#">CFG_1[7:0]</a>	VS_OUT_2	-	-	RSVD[4:0]				
0x542	0x00	<a href="#">CFG_2[7:0]</a>	HS_OUT_1	-	-	-	-	-	-	-
0x544	0x00	<a href="#">CFG_4[7:0]</a>	HS_OUT_2	-	-	-	RSVD	RSVD	HVD_SY NC_LOC K_LOST _OEN	HVD_SY NC_LOC K_LOST
0x548	0x96	<a href="#">UART_PT_0[7:0]*</a>	BITLEN_PT_1_L[7:0]							
0x549	0x00	<a href="#">UART_PT_1[7:0]*</a>	-	-	BITLEN_PT_1_H[5:0]					
0x54A	0x96	<a href="#">UART_PT_2[7:0]*</a>	BITLEN_PT_2_L[7:0]							
0x54B	0x00	<a href="#">UART_PT_3[7:0]*</a>	-	-	BITLEN_PT_2_H[5:0]					
0x55A	0x80	<a href="#">BW_MEAS_1[7:0]</a>	LFLT_ST KY_INT	-	-	-	RSVD	RSVD	RSVD	RSVD
0x55C	0x00	<a href="#">CNT4[7:0]</a>	VID_PXL_CRC_ERR0[7:0]							
0x569	0xAA	<a href="#">UNLOCK_KEY[7:0]*</a>	UNLOCK_KEY[7:0]							
0x570	0xFE	<a href="#">PIO_SLEW_0[7:0]*</a>	PIO03_SLEW[1:0]	PIO02_SLEW[1:0]		PIO01_SLEW[1:0]		PIO00_SLEW[1:0]		
0x571	0x80	<a href="#">PIO_SLEW_1[7:0]*</a>	PIO07_SLEW[1:0]	-	-	-	-	-	-	-
0x572	0xFE	<a href="#">PIO_SLEW_2[7:0]*</a>	PIO16_SLEW[1:0]	PIO12_SLEW[1:0]		PIO11_SLEW[1:0]		PIO08_SLEW[1:0]		
0x575	0x00	<a href="#">HS_VS_ACT_Y[7:0]</a>	-	DE_DET_Y	VS_DET_Y	HS_DET_Y	-	-	VS_POL_Y	HS_POL_Y
0x577	0x60	<a href="#">DP_ORSTB_CTL[7:0]*</a>	-	DP_RST_MIP13_CHK	DP_RST_STABL_E_CHK	DP_RST_MIP12_CHK	DP_RST_MIP1_C_HK	DP_RST_VP_CH_KB	RSVD	RSVD
0x578	0x15	<a href="#">PM_OV_STA_T2[7:0]*</a>	VTERM_OV_OEN	VREG_OV_OEN	RSVD[1:0]		RSVD[1:0]		RSVD[1:0]	
0x579	0x00	<a href="#">PM_OV_STA_T3[7:0]</a>	VTERM_OV_FLAG	VREG_OV_FLAG	VDDIO_OV_FLAG	-	RSVD	RSVD	RSVD	RSVD
0x57A	0x00	<a href="#">PM_OV_STA_T4[7:0]</a>	VDDIO_OV_OEN	-	-	-	RSVD[1:0]		RSVD[1:0]	
0x57B	0x00	<a href="#">FAULT_OEN[7:0]*</a>	LFLT_INT_OPEN_OEN	LFLT_INT_L2LS_OEN	LFLT_INT_BAT_S_OEN	LFLT_INT_GND_S_OEN	GPIO_CRC_ERR_OEN	RBB_CC_CRC_ERR_OEN	PT2_CRC_ERR_OEN	PT1_CRC_ERR_OEN
0x57C	0x00	<a href="#">FAULT_STAT[7:0]</a>	LINE_INT_OPEN_FLAG	LINE_INT_L2LS_FLAG	LINE_INT_BAT_S_FLAG	LINE_INT_GND_S_FLAG	GPIO_CRC_ERR_FLAG	RBB_CC_CRC_ERR_FLAG	PT2_CRC_ERR_FLAG	PT1_CRC_ERR_FLAG

ADDRESS	RESET	NAME	MSB							LSB
<b>CC_EXT</b>										
0x808	0x02	<a href="#">UART_0[7:0]<sup>+</sup></a>	-	-	REM_MS_EN_1	LOC_MS_EN_1	MS_LOC	BYPASS_TO_1[1:0]	BYPASS_EN_1	
0x809	0x02	<a href="#">UART_1[7:0]<sup>+</sup></a>	-	-	REM_MS_EN_2	LOC_MS_EN_2	-	BYPASS_TO_2[1:0]	BYPASS_EN_2	
0x80E	0x06	<a href="#">I2C_PT_0[7:0]</a> ↓	-	I2C_RE_GSLV_0_TIMED_OUT	-	-	-	I2C_INTREG_SLV_TO[2:0]		
0x80F	0x36	<a href="#">I2C_PT_1[7:0]</a> ↓ <sup>+</sup>	I2C_RE_GSLV_2_TIMED_OUT	I2C_RE_GSLV_1_TIMED_OUT	I2C_INTREG_SLV_2_TO[2:0]			I2C_INTREG_SLV_1_TO[2:0]		
<b>GMSL1 A</b>										
0xB04	0x03	<a href="#">GMSL1_4[7:0]</a> ↓ <sup>+</sup>	-	OUTENB	PRBSEN	CC_PORT_SEL[1:0]		-	REVCCEN	FWDCEN
0xB05	0x39	<a href="#">GMSL1_5[7:0]</a> ↓ <sup>+</sup>	RSVD	NO_REM_MST	HVTR_MODE	EN_EQ	EQTUNE[3:0]			
0xB06	0x6F	<a href="#">GMSL1_6[7:0]</a> ↓ <sup>+</sup>	HIGHIMM	MAX_RT_EN	I2C_RT_EN	GPI_COMP_EN	GPI_RT_EN	HV_SRC[2:0]		
0xB07	0x00	<a href="#">GMSL1_7[7:0]</a> ↓ <sup>+</sup>	DBL	DRS	BWS	-	HIBW	HVEN	-	PXL_CRC
0xB08	0x21	<a href="#">GMSL1_8[7:0]</a> ↓ <sup>+</sup>	-	-	GPI_EN	EN_FSYNC_TX	-	PKTCCEN	CC_CRC_LENGTH[1:0]	
0xB0D	0x00	<a href="#">GMSL1_D[7:0]</a> ↓ <sup>+</sup>	I2C_LOC_ACK	RSVD	-	-	-	RSVD	RSVD	-
0xB0E	0x00	<a href="#">GMSL1_E[7:0]</a> ↓ <sup>+</sup>	DET_THR[7:0]							
0xB0F	0x09	<a href="#">GMSL1_F[7:0]</a> ↓ <sup>+</sup>	-	EN_DE_FILT	EN_HS_FILT	EN_VS_FILT	DE_EN	-	-	PRBS_TYPE
0xB10	0x02	<a href="#">GMSL1_10[7:0]</a> ↓ <sup>+</sup>	RCEG_TYPE[1:0]		RCEG_BOUND	RCEG_ERR_NUM[3:0]			RCEG_EN	
0xB11	0xF0	<a href="#">GMSL1_11[7:0]</a> ↓ <sup>+</sup>	RCEG_ERR_RATE[3:0]			RCEG_LO_BST_PRB[1:0]		RCEG_LO_BST_LEN[1:0]		
0xB12	0x52	<a href="#">GMSL1_12[7:0]</a> ↓ <sup>+</sup>	UNDERBST_DET_EN	CC_CRC_ERR_EN	RSVD[1:0]		LINE_CRC_EN_GMSL1	-	MAX_RT_ERR_EN	RCEG_ERR_PER_EN
0xB13	0xC0	<a href="#">GMSL1_13[7:0]</a> ↓ <sup>+</sup>	EOM_EN_G1	EOM_PEER_MOD_E_G1	EOM_MAN_TRG_REQ_G1	EOM_MIN_THR_G1[4:0]				
0xB14	0x80	<a href="#">GMSL1_14[7:0]</a> ↓ <sup>+</sup>	AEQ_EN	AEQ_PEER_MOD_E	AEQ_MAN_TRG_REQ	EOM_PER_THR[4:0]				
0xB15	0x00	<a href="#">GMSL1_15[7:0]</a> ↓	DET_ERR[7:0]							
0xB16	0x00	<a href="#">GMSL1_16[7:0]</a> ↓	PRBS_ERR[7:0]							
0xB17	0x00	<a href="#">GMSL1_17[7:0]</a> ↓	RSVD	MAX_RT_ERR_I2C	PRBS_OK	GPI_IN	MAX_RT_ERR_GPI	-	-	-

ADDRESS	RESET	NAME	MSB							LSB
0xB19	0x00	<a href="#">GMSL1_19[7:0]</a>	CC_CRC_ERRCNT[7:0]							
0xB1A	0x00	<a href="#">GMSL1_1A[7:0]</a>	RCEG_ERR_CNT[7:0]							
0xB1B	0x00	<a href="#">GMSL1_1B[7:0]</a>	-	-	-	-	-	LINE_CRC_ERR	-	-
0xB1C	0x00	<a href="#">GMSL1_1C[7:0]</a>	-	-	EOM_EYE_WIDTH[5:0]					
0xB1D	0x00	<a href="#">GMSL1_1D[7:0]</a>	-	-	-	UNDERBOOST_DET	AEQ_BST[3:0]			
0xB96	0x01	<a href="#">GMSL1_96[7:0]</a> *	CONV_GMSL1_DATATYPE[4:0]					RSVD	CONV_GMSL1_EN	RSVD
0xBA0	0xAE	<a href="#">GMSL1_A0[7:0]</a> *	RSVD	RSVD	RSVD[1:0]		RSVD[3:0]			
0xBA7	0x05	<a href="#">GMSL1_A7[7:0]</a> *	RSVD	SHIFT_VID_HVD	RSVD	-	RSVD[3:0]			
0xBCB	0x00	<a href="#">GMSL1_CB[7:0]</a>	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	LOCKED_G1
0xBD1	0x00	<a href="#">GMSL1_D1[7:0]</a>	CNTL_OUT_ORD[2:0]			CNTL_OUT_EN[4:0]				
<b>GMSL1_COMMON</b>										
0xF00	0x01	<a href="#">GMSL1_EN[7:0]</a> *	-	-	-	-	-	-	-	RSVD
0xF02	0x00	<a href="#">COMMON1[7:0]</a>	-	-	-	RSVD	-	-	-	REM_ACK_D_G1_A
0xF03	0x01	<a href="#">GMSL1_ERR_OEN[7:0]</a>	-	-	-	-	-	-	-	G1_A_ERR_OEN
0xF04	0x00	<a href="#">GMSL1_ERR_FLAG[7:0]</a>	-	-	-	-	-	-	-	G1_A_ERR_FLAG
0xF05	0x26	<a href="#">I2C_0[7:0]</a> *	-	-	G1_SLV_SH[1:0]		-	G1_SLV_TO[2:0]		
0xF06	0x56	<a href="#">I2C_1[7:0]</a> *	EN_I2C_LOOPBACK	G1_MST_BT[2:0]			-	G1_MST_TO[2:0]		
0xF0A	0x00	<a href="#">I2C_5[7:0]</a> *	RSVD[6:0]							-
<b>RLMS A</b>										
0x1403	0x0A	<a href="#">RLMS3[7:0]</a>	AdaptEn	RSVD	RSVD	RSVD	RSVD	-	RSVD[1:0]	
0x1404	0x4B	<a href="#">RLMS4[7:0]</a>	EOM_CHK_AMOUNT[3:0]				EOM_CHK_THR[1:0]	EOM_PERR_MOD_E	EOM_EN	
0x1405	0x10	<a href="#">RLMS5[7:0]</a>	EOM_MAN_TRG_REQ	EOM_MIN_THR[6:0]						
0x1406	0x80	<a href="#">RLMS6[7:0]</a>	EOM_PV_MODE	EOM_RST_THR[6:0]						
0x1407	0x00	<a href="#">RLMS7[7:0]</a>	EOM_DONE	EOM[6:0]						

ADDRESS	RESET	NAME	MSB							LSB	
0x143E	0x83	<a href="#">RLMS3E[7:0]</a>	ErrChPhSecTA	ErrChPhSec[6:0]							
0x143F	0x43	<a href="#">RLMS3F[7:0]</a>	ErrChPhPriTA	ErrChPhPri[6:0]							
0x1449	0x71	<a href="#">RLMS49[7:0]</a>	–	RSVD	RSVD	RSVD	RSVD	ErrChPwrUp	–	RSVD	
0x1464	0x90	<a href="#">RLMS64[7:0]</a> *	RSVD[3:0]			–	RSVD	TxSSCMode[1:0]			
0x1470	0x01	<a href="#">RLMS70[7:0]</a> *	–	TxSSCFrqCtrl[6:0]							
0x1471	0x02	<a href="#">RLMS71[7:0]</a> *	–	TxSSCCenSprSt[5:0]							TxSSCEn
0x1472	0xCF	<a href="#">RLMS72[7:0]</a> *	TxSSCPreScL[7:0]								
0x1473	0x00	<a href="#">RLMS73[7:0]</a> *	–	–	–	–	–	TxSSCPreScH[2:0]			
0x1474	0x00	<a href="#">RLMS74[7:0]</a> *	TxSSCPhL[7:0]								
0x1475	0x00	<a href="#">RLMS75[7:0]</a> *	–	TxSSCPhH[6:0]							
0x1476	0x00	<a href="#">RLMS76[7:0]</a> *	–	–	–	–	–	–	TxSSCPhQuad[1:0]		
0x147E	0xDA	<a href="#">RLMS7E[7:0]</a>	D2ErrChPhSecTA	D2ErrChPhSec[6:0]							
0x147F	0x1B	<a href="#">RLMS7F[7:0]</a>	D2ErrChPhPriTA	D2ErrChPhPri[6:0]							
0x1495	0x69	<a href="#">RLMS95[7:0]</a>	TxAmpManEn	RSVD	TxAmpMan[5:0]						
0x1498	0xC0	<a href="#">RLMS98[7:0]</a>	RSVD	RSVD	RSVD[2:0]			Rxhpf_cnt[2:0]			
0x14A3	0x00	<a href="#">RLMSA3[7:0]</a>	DFEBST[3:0]				RSVD[3:0]				
0x14A4	0xBD	<a href="#">RLMSA4[7:0]</a>	AEQ_PER_MULT[1:0]		AEQ_PER[5:0]						
0x14A5	0x60	<a href="#">RLMSA5[7:0]</a>	RSVD[1:0]		PHYC_WBLOCK_DLY[1:0]		RSVD[1:0]		RSVD[1:0]		
0x14A8	0x00	<a href="#">RLMSA8[7:0]</a>	FW_PHY_CTRL	FW_PHY_PU_TX	FW_PHY_RSTB	RSVD	RSVD	RSVD	RSVD	RSVD	
0x14A9	0x00	<a href="#">RLMSA9[7:0]</a>	FW_REPCAL_RSTB	RSVD	FW_TXD_SQUELCH	FW_TXD_EN	FW_RXD_EN	RSVD	RSVD	RSVD	
0x14D8	0x00	<a href="#">RLMSD8[7:0]</a>	–	RSVD	RSVD[1:0]		sub_bst_trim[2:0]			sub_gain_ctrl	
<b>DPLL CSI2</b>											
0x1D00	0xF5	<a href="#">DPLL_0[7:0]</a> *	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	config_soft_rst_n	
<b>FUNC_SAFE</b>											
0x3000	0x00	<a href="#">REGCRC0[7:0]</a> *	–	–	RSVD	GEN_ROLLING_CRC	I2C_WR_COMPUTE	PERIODIC_COMPUTE	CHECK_CRC	RESET_CRC	
0x3001	0x00	<a href="#">REGCRC1[7:0]</a> *	CRC_PERIOD[7:0]								
0x3002	0x00	<a href="#">REGCRC2[7:0]</a> *	REGCRC_LSB[7:0]								
0x3003	0x00	<a href="#">REGCRC3[7:0]</a> *	REGCRC_MSB[7:0]								

ADDRESS	RESET	NAME	MSB							LSB
0x3008	0x00	<a href="#">I2C_UART_CRC0[7:0]</a>	-	-	-	-	-	-	-	RESET_MSGCNTR
0x3009	0x00	<a href="#">I2C_UART_CRC1[7:0]</a> *	MSGCNTR_ERR_THR[2:0]			CRC_ERR_THR[2:0]			RESET_MSGCNTR_ERR_CNT	RESET_CRC_ERR_CNT
0x300A	0x00	<a href="#">I2C_UART_CRC2[7:0]</a>	CRC_VAL[7:0]							
0x300B	0x00	<a href="#">I2C_UART_CRC3[7:0]</a>	MSGCNTR_LSB[7:0]							
0x300C	0x00	<a href="#">I2C_UART_CRC4[7:0]</a>	MSGCNTR_MSB[7:0]							
0x300D	0x00	<a href="#">I2C_UART_CRC5[7:0]</a>	CRC_ERR_CNT[7:0]							
0x300E	0x00	<a href="#">I2C_UART_CRC6[7:0]</a>	MSGCNTR_ERR_CNT[7:0]							
0x300F	0x06	<a href="#">I2C_UART_CRC7[7:0]</a> *	-	-	-	MSGCNTR_PORT_SEL[1:0]		CC_MSGCNTR_EN	CC_CRC_EN	CC_CRC_MSGCNTR_OVR
0x3010	0xE2	<a href="#">FS_INTR0[7:0]</a> *	I2C_UART_MSGCNTR_ERR_OEN	I2C_UART_CRC_ERR_OEN	MEM_ECC_ERR2_OEN	MEM_ECC_ERR1_OEN	-	-	EFUSE_CRC_ERR_OEN	REG_CRC_ERR_OEN
0x3011	0x00	<a href="#">FS_INTR1[7:0]</a>	I2C_UART_MSGCNTR_ERR_INT	I2C_UART_CRC_ERR_INT	MEM_ECC_ERR2_INT	MEM_ECC_ERR1_INT	-	-	EFUSE_CRC_ERR_FLAG	REG_CRC_ERR_FLAG
0x3016	0x00	<a href="#">MEM_ECC0[7:0]</a> *	MEM_ECC_ERR2_THR[2:0]			MEM_ECC_ERR1_THR[2:0]			RESET_MEM_ECC_ERR2_CNT	RESET_MEM_ECC_ERR1_CNT
0x3017	0x00	<a href="#">MEM_ECC1[7:0]</a>	MEM_ECC_ERR1_CNT[7:0]							
0x3018	0x00	<a href="#">MEM_ECC2[7:0]</a>	MEM_ECC_ERR2_CNT[7:0]							
0x3020	0x00	<a href="#">REG_POST0[7:0]</a> *	POST_DONE	POST_MBISSSED	POST_LBISSSED	-	-	RSVD	POST_RUN_MBISSSED	POST_RUN_LBISSSED
0x3030	0xFF	<a href="#">REGCRC8[7:0]</a>	SKIP0_LSB[7:0]							
0x3031	0xFF	<a href="#">REGCRC9[7:0]</a>	SKIP0_MSB[7:0]							
0x3032	0xFF	<a href="#">REGCRC10[7:0]</a>	SKIP1_LSB[7:0]							
0x3033	0xFF	<a href="#">REGCRC11[7:0]</a>	SKIP1_MSB[7:0]							
0x3034	0xFF	<a href="#">REGCRC12[7:0]</a>	SKIP2_LSB[7:0]							
0x3035	0xFF	<a href="#">REGCRC13[7:0]</a>	SKIP2_MSB[7:0]							

ADDRESS	RESET	NAME	MSB							LSB
0x3036	0xFF	<a href="#">REGCRC14[7:0]</a>								SKIP3_LSB[7:0]
0x3037	0xFF	<a href="#">REGCRC15[7:0]</a>								SKIP3_MSB[7:0]
0x3038	0xFF	<a href="#">REGCRC16[7:0]</a>								SKIP4_LSB[7:0]
0x3039	0xFF	<a href="#">REGCRC17[7:0]</a>								SKIP4_MSB[7:0]
0x303A	0xFF	<a href="#">REGCRC18[7:0]</a>								SKIP5_LSB[7:0]
0x303B	0xFF	<a href="#">REGCRC19[7:0]</a>								SKIP5_MSB[7:0]
0x303C	0xFF	<a href="#">REGCRC20[7:0]</a>								SKIP6_LSB[7:0]
0x303D	0xFF	<a href="#">REGCRC21[7:0]</a>								SKIP6_MSB[7:0]
0x303E	0xFF	<a href="#">REGCRC22[7:0]</a>								SKIP7_LSB[7:0]
0x303F	0xFF	<a href="#">REGCRC23[7:0]</a>								SKIP7_MSB[7:0]
<b>TCTRL_EXT</b>										
0x5010	0x80	<a href="#">INTR10[7:0]*</a>	RSVD	-	-	VDD18_OV_OEN	-	-	-	VDD_OV_OEN
0x5011	0x00	<a href="#">INTR11[7:0]</a>	RSVD	-	-	VDD18_OV_FLAG	-	-	-	VDD_OV_FLAG

## Register Details

### [REG0 \(0x0\)\\*](#)

Device UART/I<sup>2</sup>C Address and Blocks UART/I<sup>2</sup>C Register Writes

BITFIELD	BITS	DESCRIPTION	DECODE																
DEV_ADDR	7:1	<p>Device I<sup>2</sup>C Address</p> <p>Default value is set by the CFG0 pin as follows:</p> <p>CFG0 Device Address</p> <table> <tr><td>000</td><td>0b0101000</td></tr> <tr><td>001</td><td>0b0101010</td></tr> <tr><td>010</td><td>0b1001100</td></tr> <tr><td>011</td><td>0b1101010</td></tr> <tr><td>100</td><td>0b1101010</td></tr> <tr><td>101</td><td>0b1001100</td></tr> <tr><td>110</td><td>0b0101010</td></tr> <tr><td>111</td><td>0b0101000</td></tr> </table>	000	0b0101000	001	0b0101010	010	0b1001100	011	0b1101010	100	0b1101010	101	0b1001100	110	0b0101010	111	0b0101000	<p>0b0000000: I<sup>2</sup>C write/read address is 0x00/0x01</p> <p>0b0000001: I<sup>2</sup>C write/read address is 0x02/0x03</p> <p>...</p> <p>0b1001000: I<sup>2</sup>C write/read address is 0x90/0x91</p> <p>0b1001010: I<sup>2</sup>C write/read address is 0x94/0x95</p> <p>0b1001100: I<sup>2</sup>C write/read address is 0x98/0x99</p> <p>0b1101000: I<sup>2</sup>C write/read address is 0xD0/0xD1</p> <p>0b1101010: I<sup>2</sup>C write/read address is 0xD4/0xD5</p> <p>0b1101100: I<sup>2</sup>C write/read address is 0xD8/0xD9</p> <p>0b0101000: I<sup>2</sup>C write/read address is 0x50/0x51</p> <p>0b0101010: I<sup>2</sup>C write/read address is 0x54/0x55</p> <p>...</p> <p>0b1111111: I<sup>2</sup>C write/read address is 0xFE/0xFF</p>
000	0b0101000																		
001	0b0101010																		
010	0b1001100																		
011	0b1101010																		
100	0b1101010																		
101	0b1001100																		
110	0b0101010																		
111	0b0101000																		

BITFIELD	BITS	DESCRIPTION	DECODE
CFG_BLOCK	0	<p>Configuration Block</p> <p>When set, all registers become non-writable (read-only). Blocks writeable registers from being written. This bit can be used to freeze the chip configuration. After it is set, this bit becomes non-writable. To reset register to 'Not Blocked', the part is powered down or power cycled.</p>	<p>0b0: Not blocked 0b1: Blocked</p>

**REG1 (0x1)\***

GMSL Link Configuration

BITFIELD	BITS	DESCRIPTION	DECODE
IIC_2_EN	7	Enable pass-through I <sup>2</sup> C Channel 2 (SDA2/RX2, SCL2/TX2)	<p>0b0: I<sup>2</sup>C pass-through Channel 2 disabled 0b1: I<sup>2</sup>C pass-through Channel 2 enabled</p>
IIC_1_EN	6	Enable pass-through I <sup>2</sup> C Channel 1 (SDA1/RX1, SCL1/TX1)	<p>0b0: I<sup>2</sup>C pass-through Channel 1 disabled 0b1: I<sup>2</sup>C pass-through Channel 1 enabled</p>
DIS_LOCAL_CC	5	Disable control channel connection to RX/SDA and TX/SCL pins	<p>0b0: RX/SDA and TX/XCL connected to control channel 0b1: RX/SDA and TX/SCL disconnected from control channel</p>
DIS_REM_C C	4	Disable remote control channel Link A over GMSL2 connection from I <sup>2</sup> C/UART Channel 1 (SDA/RX, SCL/TX)	<p>0b0: Remote control channel enabled 0b1: Remote control channel disabled</p>
TX_RATE	3:2	<p>Transmitter Rate</p> <p>When changed, becomes active after next link reset.</p>	<p>0b00: 187.5Mbps 0b01: Reserved 0b10: Reserved 0b11: Reserved</p>
RX_RATE	1:0	<p>Receiver Rate</p> <p>When changed, becomes active after next link reset.</p> <p>Default value is set by configuration pins at power-up.</p>	<p>0b00: Reserved 0b01: 3Gbps 0b10: 6Gbps 0b11: Reserved</p>

**REG2 (0x2)\***

Video Channel Y—GMSL2 Video Pipe Access

BITFIELD	BITS	DESCRIPTION	DECODE
VID_EN_Y	5	Video Enable - Video switch used to access Pipe Y video flow.	<p>0b0: Video transmit Pipe Y disabled 0b1: Video transmit Pipe Y enabled</p>

**REG3 (0x3)\***

BITFIELD	BITS	DESCRIPTION	DECODE
LOCK_CFG	7	Configure LOCK pin behavior	<p>0b0: GMSL2 link locked 0b1: GMSL2 link locked and MIPI output started</p>
PT_SWAP	6	Swap I <sup>2</sup> C/UART pass-through device pin assignments.	<p>0b0: Do not swap pin assignments 0b1: Swap pin assignments</p>

BITFIELD	BITS	DESCRIPTION	DECODE
UART_2_EN	5	Enable pass-through UART Channel 2 (SDA2/RX2, SCL2/TX2)	0b0: Pass-through UART Channel 2 disabled 0b1: Pass-through UART Channel 2 enabled
UART_1_EN	4	Enable pass-through UART Channel 1 (SDA1/RX1, SCL1/TX1)	0b0: Pass-through UART Channel 1 disabled 0b1: Pass-through UART Channel 1 enabled

**REG5 (0x5)\***

Enable LOCK/ERRB and Line Fault 0/1 Status

BITFIELD	BITS	DESCRIPTION	DECODE
LOCK_EN	7	Enable LOCK output	0b0: LOCK output disabled 0b1: LOCK output enabled
ERRB_EN	6	Enable ERRB output	0b0: ERRB output disabled 0b1: ERRB output enabled
PU_LF1	1	Power up line-fault monitor 1	0b0: Line-fault monitor 1 disabled 0b1: Line-fault monitor 1 enabled
PU_LF0	0	Power up line-fault monitor 0	0b0: Line-fault monitor 0 disabled 0b1: Line-fault monitor 0 enabled

**REG6 (0x6)\***

GMSL and UART/I<sup>2</sup>C Configuration

BITFIELD	BITS	DESCRIPTION	DECODE
GMSL2_A	6	Bit is set according to the latched CFG pin value at power-up.	0x0: GMSL1 0x1: GMSL2
I2CSEL	4	I <sup>2</sup> C/UART selection Bit is set according to the latched I2CSEL pin value at power-up.	0: UART 1: I <sup>2</sup> C

**REG7 (0x7)\***

BITFIELD	BITS	DESCRIPTION	DECODE
CMP_VTERM_STATUS	7	Power Manager V <sub>TERM</sub> Comparator Status. Latched low when switched V <sub>TERM</sub> supply < 1V. Cleared when the CMP_STATUS (Register 0x08) word is read and the switched V <sub>TERM</sub> supply is > 1V.	0b0: V <sub>TERM</sub> < 1V (latched low, read to clear) 0b1: V <sub>TERM</sub> > 1V

**REG13 (0xD)**

Device Variant

BITFIELD	BITS	DESCRIPTION	DECODE
DEV_ID	7:0	Device variant	0xC9: MAX96714 0xCA: MAX96714F 0xCB: MAX96714R

**REG14 (0xE)**

Device Revision

BITFIELD	BITS	DESCRIPTION	DECODE
DEV_REV	3:0	Device Revision Starts with 0000; higher values indicate updated silicon. Contact factory for revision information.	0xX: Revision number

**REG26 (0x26)**

Line Fault Status

BITFIELD	BITS	DESCRIPTION	DECODE
LF_1	6:4	Line-fault status of wire connected to LMN1 pin.	0b000: Short-to-battery 0b001: Short-to-GND 0b010: Normal operation 0b011: Line open 0b1XX: Line-to-line short
LF_0	2:0	Line-fault status of wire connected to LMN0 pin.	0b000: Short-to-battery 0b001: Short-to-GND 0b010: Normal operation 0b011: Line open 0b1XX: Line-to-line short

**IO\_CHK0 (0x38)**

Video Pattern Generation PCLK Frequency Selection

BITFIELD	BITS	DESCRIPTION	DECODE
PIN_DRV_EN_0	7:0	Used to select Video Pattern Generation PCLK  0x2: 150MHz/375MHz, Use PATGEN_CLK_SRC (0x1FC, bit 7), to determine higher frequency PCLK	0x0: 25MHz PCLK 0x1: 75MHz PCLK 0x2: 150MHz/600MHz

**PWR0 (0x8)**

VDD, V<sub>DD18</sub>, V<sub>DDIO</sub>, and CAP\_VDD undervoltage

BITFIELD	BITS	DESCRIPTION	DECODE
VDDBAD_STATUS	7:5	Switched 1V supply comparator status bits	0bXX1: Latched high when CAP_VDD < 0.82V 0bX1X: Latched high when CAP_VDD < 0.82V 0bX00: CAP_VDD > 0.82V 0b1XX: Reserved
CMP_STATUS	4:0	V <sub>DD18</sub> , V <sub>DDIO</sub> , and CAP_VDD supply voltage comparator status bits	0bXXXX0: Latched low when V <sub>DD18</sub> < 1.617V 0bXXX0X: Latched low when switched V <sub>DDIO</sub> supply < 1.617V 0bXX0XX: Latched low when CAP_VDD < 0.82V 0bX0XXX: Reserved 0b0XXXX: Reserved 0bXX111: All supplies are at expected levels

**CTRL0 (0x10)\***

BITFIELD	BITS	DESCRIPTION	DECODE
RESET_ALL	7	Device Reset  Writing a 1 to this bit resets the device including all blocks, and registers are reset to defaults.  This is equivalent to toggling the PWDNB pin. The bit is cleared when written.	0b0: No action 0b1: Activate chip reset
RESET_LINK	6	Link Reset  Resets whole data path on Link A (keep register settings).  Write 1 to activate reset, write 0 to release reset.	0b0: Release link reset 0b1: Activate link reset
RESET_ONE_SHOT	5	One-Shot Link Reset  Reset whole data path on Link A (keep register settings) in one-shot.  Write 1 to activate reset, bit self clears and automatically releases reset.	0b0: No action 0b1: Reset data path
REG_ENABLE	2	Enables V <sub>DD</sub> LDO when set into manual LDO configuration. See LDO_TEST (0x12) to disable automatic LDO configuration.	0b0: V <sub>DD</sub> LDO regulator disabled 0b1: V <sub>DD</sub> LDO regulator enabled

**CTRL1 (0x11)\***

BITFIELD	BITS	DESCRIPTION	DECODE
CXTP_A	0	Coax/Twisted-pair cable select for Link A Bit is set according to the latched CXTP pin value at power-up.	0b0: Shielded twisted-pair drive 0b1: Coax drive

**CTRL2 (0x12)**

LDO Override

BITFIELD	BITS	DESCRIPTION	DECODE
LDO_TEST	4	Enable LDO test to override LDO automatic detect.	0x0: Disable Manual mode 0x1: Enable Manual mode

**CTRL3 (0x13)**

GMSL2 LOCK, ERRB, CMU Clock Status

BITFIELD	BITS	DESCRIPTION	DECODE
LOCKED	3	GMSL2 link locked (bidirectional)	0b0: GMSL2 link not locked 0b1: GMSL2 link locked
ERROR	2	Reflects error status (inverse of ERRB pin value)	0b0: ERRB not asserted (ERRB pin = 1) 0b1: ERRB asserted (ERRB pin = 0)
CMU_LOCKED	1	CMU Main Clock locked, crystal detection	0b0: CMU not locked 0b1: CMU locked

**INTR0 (0x18)\***

BITFIELD	BITS	DESCRIPTION	DECODE
LOCK_OEN	4	Enables reporting of GMSL2 link lock status at ERRB pin.	0x0: Reporting disabled 0x1: Reporting enabled
AUTO_ERR_RST_EN	3	Automatically resets DEC_ERR_A (0x22), DEC_ERR_B (0x23) and IDLE_ERR (0x24) bitfields after ERRB pin is asserted for 1µs.	0b0: Autoreset disabled 0b1: Autoreset enabled
DEC_ERR_THR	2:0	Decoding and Idle-error Reporting Threshold. DEC_ERR_FLAG_A (0x1B) is asserted when DEC_ERR_A (0x22) ≥ DEC_ERR_THR (0x18).  IDLE_ERR_FLAG is asserted when IDLE_ERR ≥ DEC_ERR_THR (0x18).	0b000: 1 error 0b001: 2 errors 0b010: 4 errors 0b011: 8 errors 0b100: 16 errors 0b101: 32 errors 0b110: 64 errors 0b111: 128 errors

**INTR2 (0x1A)\***

Line-Fault, Idle-Word, Decode-Error, and Memory Reporting

BITFIELD	BITS	DESCRIPTION	DECODE
LFLT_INT_OEN	3	Enables reporting of line-fault interrupt (LFLT_INT - 0x1B ) at ERRB pin.	0b0: Reporting disabled 0b1: Reporting enabled
IDLE_ERR_OEN	2	Enables reporting of idle-word errors (IDLE_ERR_FLAG - 0x1B) at ERRB pin.	0b0: Reporting disabled 0b1: Reporting enabled
DEC_ERR_OEN_A	0	Enable reporting of decoding errors (DEC_ERR_FLAG_A - 0x1B) at ERRB pin.	0b0: Reporting disabled 0b1: Reporting enabled

**INTR3 (0x1B)**

0x1A Flags

BITFIELD	BITS	DESCRIPTION	DECODE
REM_ERR_FLAG	5	Received remote side error status (inverse of remote side ERRB pin level)	0b0: No remote side error 0b1: Remote side error
LFLT_INT	3	Line-fault interrupt  Asserted when either one of the line-fault monitors indicates a fault status. See LF_0 (0x26), LF_1 (0x26), and LFLT_STKY (0x55A) bitfields for more info.  Is sticky if LFLT_STKY bit is set.	0b0: No line fault 0b1: Line fault
IDLE_ERR_FLAG	2	Idle word-error flag  Asserted when IDLE_ERR ≥ DEC_ERR_THR.	0b0: Flag not asserted 0b1: Flag asserted
DEC_ERR_FLAG_A	0	Decoding error flag for Link A  Asserted when DEC_ERR_A (0x22) ≥ DEC_ERR_THR (0x18).	0b0: Flag not asserted 0b1: Flag asserted

**INTR4 (0x1C)\***

BITFIELD	BITS	DESCRIPTION	DECODE
EOM_ERR_OEN_A	6	Enable reporting of eye-opening monitor error (EOM_ERR_FLAG_A - 0x1D) for Link A at ERRB pin.	0b0: Reporting disabled 0b1: Reporting enabled
MAX_RT_OEN	3	Enable reporting of combined ARQ maximum retransmission limit error flag (MAX_RT_FLAG - 0x1D) at ERRB pin.	0b0: Reporting disabled 0b1: Reporting enabled
RT_CNT_OEN	2	Enable reporting of combined ARQ retransmission event flag (RT_CNT_FLAG - 0x1D) at ERRB pin.	0b0: Reporting disabled 0b1: Reporting enabled
PKT_CNT_OEN	1	Enable reporting of packet count flag (PKT_CNT_FLAG - 0x1D) at ERRB pin.	0b0: Reporting disabled 0b1: Reporting enabled

**INTR5 (0x1D)**

EOM and ARQ Flags

BITFIELD	BITS	DESCRIPTION	DECODE
EOM_ERR_FLAG_A	6	Eye-opening is below configured threshold	0b0: No EOM error 0b1: EOM error
MAX_RT_FLAG	3	Combined ARQ maximum retransmission limit error flag.  Asserted when any of the selected channels ARQ retransmission limit is reached.  Selection is done by each channel's MAX_RT_ERR_OEN (0x1C) register bit.	0b0: Flag not asserted 0b1: Flag asserted
RT_CNT_FLAG	2	Combined ARQ retransmission event flag.  Asserted when any of the selected channels have done at least one ARQ retransmission.  Selection is done by each channel's RT_CNT_OEN (0x1C) register bit.	0b0: Flag not asserted 0b1: Flag asserted
PKT_CNT_FLAG	1	Packet count flag, asserted when $PKT\_CNT(0x25) \geq PKT\_CNT\_THR(0x19)$	0b0: Flag not asserted 0b1: Flag asserted

**INTR6 (0x1E)\***

V<sub>DD</sub>, FSYNC, LCRC, V<sub>PRBS</sub>, and Video Pixel CRC Reporting

BITFIELD	BITS	DESCRIPTION	DECODE
VDDCMP_INT_OEN	7	Enable reporting of V <sub>DDCMP</sub> interrupt (VDDCMP_INT_FLAG - 0x1F) at ERRB pin	0b0: Reporting disabled 0b1: Reporting enabled
VDDBAD_INT_OEN	5	Enable reporting of V <sub>DDBAD</sub> interrupt (VDDBAD_INT_FLAG - 0x1F) at ERRB pin	0b0: Reporting disabled 0b1: Reporting enabled
FSYNC_ERR_OEN	4	Enable reporting of frame sync errors (FSYNC_ERR_FLAG - 0x1F) at ERRB pin	0b0: Reporting disabled 0b1: Reporting enabled
LCRC_ERR_OEN	3	Enable reporting of video line CRC errors (LCRC_ERR_FLAG - 0x1F) at ERRB pin	0b0: Reporting disabled 0b1: Reporting enabled
VPRBS_ERR_OEN	2	Enable reporting of video PRBS errors (VPRBS_ERR_FLAG - 0x1F) at ERRB pin	0b0: Reporting disabled 0b1: Reporting enabled

BITFIELD	BITS	DESCRIPTION	DECODE
VID_PXL_CRC_ERR_OEN	0	Video pixel CRC error counter interrupt output enable	0b0: Reporting disabled 0b1: Reporting enabled

### **INTR7 (0x1F)**

V<sub>DD</sub>, FSYNC, LCRC, V<sub>PRBS</sub>, and Video Pixel CRC Flag

BITFIELD	BITS	DESCRIPTION	DECODE
VDDCMP_INT_FLAG	7	V <sub>DDCMP</sub> interrupt flag	0b0: Flag not asserted 0b1: Flag asserted
VDDBAD_INT_FLAG	5	V <sub>DD</sub> status interrupt	0b0: Flag not asserted 0b1: Flag asserted
FSYNC_ERR_FLAG	4	Frame sync error flag Asserted when FSYNC_ERR_CNT (0x3F0) ≥ FSYNC_ERR_THR (0x3F1).	0b0: Flag not asserted 0b1: Flag asserted
LCRC_ERR_FLAG	3	Video line CRC error flag Asserted when a video line CRC error is detected.	0b0: Flag not asserted 0b1: Flag asserted
VPRBS_ERR_FLAG	2	Video PRBS error flag Asserted when VPRBS_ERR (register PRBS_ERR) > 0	0b0: Flag not asserted 0b1: Flag asserted
VID_PXL_CRC_ERR	0	Video pixel CRC error counter interrupt	0b0: Error counter interrupt output not enabled 0b1: Error counter interrupt output enabled

### **INTR9 (0x21)\***

GPIO ID, Remote, and Serializer Errors

BITFIELD	BITS	DESCRIPTION	DECODE
ERR_RX_EN	7	Enable receiving of serializer error status to deserializer side through available GPIO on deserializer.	0b0: Receive error status disabled 0b1: Receive error status enabled
ERR_RX_RECEIVED	6	Received serializer error	0x0: Error detected 0x1: No error
ERR_RX_ID	4:0	Set GPIO ID to not conflict with other MFP pin GPIO_IDs already in use. There ARE 32 available GPIO IDs that can be used.	0bXXXXX: Value of GPIO ID for receiving ERR_TX

### **CNT0 (0x22)**

Decoding Errors

BITFIELD	BITS	DESCRIPTION	DECODE
DEC_ERR_A	7:0	Number of decoding (disparity) errors detected. Reset after reading or with the rising edge of LOCK.	0xXX: Number decoding errors detected

**CNT2 (0x24)**

BITFIELD	BITS	DESCRIPTION	DECODE
IDLE_ERR	7:0	Number of idle-word errors detected. Reset after reading or with the rising edge of LOCK.	0xXX: Number of idle-word errors detected

**TX1 (0x29)\***

GMSL Reverse-Channel Link Error Generator

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7	Enable link PRBS-7 generator	
ERRG_EN_A	4	Random GMSL Reverse channel link-error injection, causes GMSL link errors, refer to 0x2A.	0b0: Link A error generator disabled 0b1: Link A error generator enabled

**TX2 (0x2A)\***

Reverse-Channel Link Error Settings

BITFIELD	BITS	DESCRIPTION	DECODE
ERRG_CNT	7:6	Number of errors to be generated	0b00: Continuous 0b01: 16 errors 0b10: 128 errors 0b11: 1024 errors
ERRG_RATE	5:4	Error generator average bit-error rate	0b00: 1 in 5120 bits 0b01: 1 in 81920 bits 0b10: 1 in 1310720 bits 0b11: 1 in 20971520 bits
ERRG_BURST	3:1	Error generator burst-error length	0b000: 1 0b001: 2 0b010: 3 0b011: 4 0b100: 8 0b101: 12 0b110: 16 0b111: 20
ERRG_PER	0	Error generator error-distribution selection	0b0: Pseudorandom 0b1: Periodic

**RX1 (0x2D)\***

BITFIELD	BITS	DESCRIPTION
LINK_PRBS_CHK	7	Enable link PRBS-7 checker

**RX3 (0x2F)**

BITFIELD	BITS	DESCRIPTION
RSVD	3	Link PRBS is synced to incoming data

**GPIOA (0x30)\***

GPIO Forward-Channel Delay Compensation

BITFIELD	BITS	DESCRIPTION	DECODE
GPIO_FWD_CDLY	5:0	<p>Compensation delay multiplier for the forward direction.</p> <p>This must be the same value as GPIO_FWD_CDLY of the chip on the other side of the link.</p> <p>Total delay is the (value + 1) multiplied by 1.7µs. Default delay is 3.4µs.</p>	0bXXXXXX: Forward compensation delay multiplier value

**GPIOB (0x31)\***

GPIO Reverse-Channel Bandwidth Utilization

BITFIELD	BITS	DESCRIPTION	DECODE
GPIO_TX_WNDW	7:6	<p>Wait time after a GPIO transition to create a packet.</p> <p>This allows grouping transitions of different GPIO inputs in a single packet and so increases GPIO bandwidth usage efficiency.</p>	<p>0b00: Disabled</p> <p>0b01: 200ns</p> <p>0b10: 500ns</p> <p>0b11: 1000ns</p>
GPIO_REV_CDLY	5:0	<p>Compensation delay multiplier for the reverse direction.</p> <p>This must be the same value as GPIO_REV_CDLY of the chip on the other side of the link.</p> <p>Total delay is the (value + 1) multiplied by 1.7µs. Default delay is 15.3µs.</p>	0bXXXXXX: Reverse compensation delay multiplier value

**I2C\_0 (0x40)\***

I2C Clock Stretching for Various GMSL Configurations

BITFIELD	BITS	DESCRIPTION	DECODE
SLV_SH	5:4	<p>I2C-to-I2C subordinate-setup and hold-time setting.</p> <p>Configures the interval between SDA and SCL transitions when driven by the internal I2C subordinate.</p>	<p>0b00: Set for I2C Fast-mode Plus speed (1Mb/s)</p> <p>0b01: Set for I2C Fast-mode speed (400kb/s)</p> <p>0b10: Set for I2C standard-mode speed (100kb/s)</p> <p>0b11: Reserved</p>
SLV_TO	2:0	<p>I2C-to-I2C subordinate timeout setting.</p> <p>Internal GMSL2 I2C subordinate times out after the configured duration if it does not receive any response while waiting for a packet from remote device.</p>	<p>0b000: 16µs</p> <p>0b001: 1ms</p> <p>0b010: 2ms</p> <p>0b011: 4ms</p> <p>0b100: 8ms</p> <p>0b101: 16ms</p> <p>0b110: 32ms</p> <p>0b111: Disabled</p>

**UART\_0 (0x48)\***

Bypass for UART

BITFIELD	BITS	DESCRIPTION	DECODE
REM_MS_EN	5	<p>Enables UART Bypass Mode Control by Remote GPIO Pin</p> <p>When set, remote chip's GPIO is used as MS pin (UART mode select).</p> <p>When MS is high, chip is in Bypass mode; otherwise, chip is in Base mode.</p>	<p>0b0: UART bypass mode not controlled by remote MS pin</p> <p>0b1: UART bypass mode controlled by remote MS pin</p>
LOC_MS_EN	4	<p>Enables UART CC Port Bypass mode control by local MFP pin (the MS function). Please see MS_LOC register field for MFP pin selection of MS function (at address 0x808).</p> <p>Set to enable MS pin for UART CC Port (UART mode select). When MS is high, chip is in Bypass mode; otherwise, chip is in Base mode.</p> <p><b>Note:</b> Only one UART port may use the MS function at any given time. Multiple UART ports are NOT simultaneously supported.</p>	<p>0b0: UART Bypass mode not controlled by local MS pin</p> <p>0b1: UART Bypass mode controlled by local MS pin</p>
BYPASS_DISS_PAR	3	<p>Selects whether or not to receive and send parity bit in Bypass mode</p>	<p>0b0: Receive and send parity bit in Bypass mode</p> <p>0b1: Do not receive and send parity bit in Bypass mode</p>
BYPASS_TO	2:1	<p>UART Soft-Bypass Timeout Duration</p> <p>When set to 11, BYPASS_EN is never cleared, so the device stays in Bypass mode until next power-down.</p>	<p>0b00: 2ms</p> <p>0b01: 8ms</p> <p>0b10: 32ms</p> <p>0b11: Disabled</p>
BYPASS_EN	0	<p>Enable UART Soft-Bypass Mode</p> <p>Bypass mode remains active as long as there is UART activity.</p> <p>When there is no UART activity for the selected duration (configured by BYPASS_TO bitfield), device exits Bypass mode and the bit is automatically cleared.</p>	<p>0b0: UART Soft-bypass mode disabled</p> <p>0b1: UART Soft-bypass mode enabled</p>

### I2C PT 0 (0x4C)

#### I<sup>2</sup>C Subordinate Pass-Through Speed and Timeout Selection

BITFIELD	BITS	DESCRIPTION	DECODE
SLV_SH_PT	5:4	<p>Pass-through I<sup>2</sup>C-to-I<sup>2</sup>C Subordinate Setup and Hold Time Setting (Setup, Hold)</p> <p>Configures the interval between SDA and SCL transitions when driven by the internal I<sup>2</sup>C subordinate.</p>	<p>0b00: Set for I<sup>2</sup>C Fast-mode Plus speed (1Mb/s)</p> <p>0b01: Set for I<sup>2</sup>C Fast-mode speed (400kb/s)</p> <p>0b10: Set for I<sup>2</sup>C Standard-mode speed (100kb/s)</p> <p>0b11: Reserved</p>

BITFIELD	BITS	DESCRIPTION	DECODE
SLV_TO_PT	2:0	<p>Pass-Through I<sup>2</sup>C-to-I<sup>2</sup>C Subordinate Timeout Setting</p> <p>Internal GMSL2 I<sup>2</sup>C subordinate times out after the configured duration if it does not receive any response while waiting for a packet from remote device.</p>	<p>0b000: 16µs 0b001: 1ms 0b010: 2ms 0b011: 4ms 0b100: 8ms 0b101: 16ms 0b110: 32ms 0b111: Disabled</p>

**I<sup>2</sup>C\_PT\_1 (0x4D)**

I<sup>2</sup>C Subordinate Pass-Through Speed and Timeout Selection

BITFIELD	BITS	DESCRIPTION	DECODE
MST_BT_PT	6:4	<p>Pass-Through I<sup>2</sup>C-to-I<sup>2</sup>C Main Bit-Rate Setting</p> <p>Configures the I<sup>2</sup>C bit rate used by the internal I<sup>2</sup>C main (in the device on the remote side from the external I<sup>2</sup>C main).</p> <p>Set according to the I<sup>2</sup>C speed mode.</p>	<p>0b000: 9.92Kbps - Set for I<sup>2</sup>C Standard mode speed 0b001: 33.2Kbps - Set for I<sup>2</sup>C Standard mode speed 0b010: 99.2Kbps - Set for I<sup>2</sup>C Standard or Fast-mode speed 0b011: 123Kbps - Set for I<sup>2</sup>C Fast-mode speed 0b100: 203Kbps - Set for I<sup>2</sup>C Fast-mode speed 0b101: 397Kbps - Set for I<sup>2</sup>C Fast or Fast-mode Plus speed 0b110: 625Kbps - Set for I<sup>2</sup>C Fast-mode Plus speed 0b111: 980Kbps - Set for I<sup>2</sup>C Fast-mode Plus speed</p>
MST_TO_PT	2:0	<p>Pass-Through I<sup>2</sup>C-to-I<sup>2</sup>C Main Timeout Setting</p> <p>Internal GMSL2 I<sup>2</sup>C main times out after the configured duration if it does not receive any response while waiting for a packet from the remote device.</p>	<p>0b000: 16µs 0b001: 1ms 0b010: 2ms 0b011: 4ms 0b100: 8ms 0b101: 16ms 0b110: 32ms 0b111: Disabled</p>

**UART\_PT\_0 (0x4F)**

UART Custom Bit Rate

BITFIELD	BITS	DESCRIPTION	DECODE
BITLEN_MAN_CFG_2	7	Use the custom UART bit rate (selected by the BITLEN_PT_2_L - 0x548 and BITLEN_PT_2_H - 0x549 bitfields) in pass-through UART Channel 2.	<p>0b0: Use standard bit rate 0b1: Use custom bit rate</p>
DIS_PAR_2	6	Disable parity bit in pass-through UART Channel 2	<p>0b0: Parity bit enabled 0b1: Parity bit disabled</p>
BITLEN_MAN_CFG_1	3	Use the custom UART bit rate (selected by the BITLEN_PT_1_L - 0x54A and BITLEN_PT_1_H - 0x54B bitfields) in pass-through UART Channel 1.	<p>0b0: Use standard bit rate 0b1: Use custom bit rate</p>
DIS_PAR_1	2	Disable parity bit in pass-through UART Channel 1	<p>0b0: Parity bit enabled 0b1: Parity bit disabled</p>

[RX0 \(0x50\)\\*](#)

CRC for Forward-Channel GMSL Link

BITFIELD	BITS	DESCRIPTION	DECODE
RX_CRC_EN	7	GMSL Video packet CRC Utilizes GMSL 6Gbps bandwidth, refer to CRC section for bandwidth information. Pipe X serializer side (default)	0b0: No CRC on received packets 0b1: Received packets have CRC and checking is enabled

[RX0 \(0x51\)\\*](#)

CRC for Forward-Channel GMSL Link Default

BITFIELD	BITS	DESCRIPTION	DECODE
RX_CRC_EN	7	GMSL Video packet CRC Utilizes GMSL 6Gbps bandwidth, refer to CRC section for bandwidth information Pipe Y serializer side (default)	0b0: No CRC on received packets 0b1: Received packets have CRC and checking is enabled

[RX0 \(0x52\)\\*](#)

CRC for Forward-Channel GMSL Link Default

BITFIELD	BITS	DESCRIPTION	DECODE
RX_CRC_EN	7	GMSL Video packet CRC Utilizes GMSL 6Gbps bandwidth, refer to CRC section for bandwidth information Pipe Z serializer side (default)	0b0: No CRC on received packets 0b1: Received packets have CRC and checking is enabled

[RX0 \(0x53\)\\*](#)

CRC for Forward-Channel GMSL Link Default

BITFIELD	BITS	DESCRIPTION	DECODE
RX_CRC_EN	7	GMSL Video packet CRC Utilizes GMSL 6Gbps bandwidth, refer to CRC section for bandwidth information Pipe U serializer side (default)	0b0: No CRC on received packets 0b1: Received packets have CRC and checking is enabled

[TR0 \(0x60\)\\*](#)

Info Frame—CRC Setup

BITFIELD	BITS	DESCRIPTION	DECODE
TX_CRC_EN	7	Reverse-channel Info frame ACK CRC enable	0b0: Transmit CRC disabled 0b1: Transmit CRC enabled
RX_CRC_EN	6	Forward-channel Info frame CRC enable	0b0: Receive CRC disabled 0b1: Receive CRC enabled

[TR0 \(0x70\)\\*](#)

PRIMARY CC—CRC Setup

BITFIELD	BITS	DESCRIPTION	DECODE
TX_CRC_EN	7	Reverse channel Control Channel CRC enable	0b0: Transmit CRC disabled 0b1: Transmit CRC enabled

BITFIELD	BITS	DESCRIPTION	DECODE
RX_CRC_EN	6	Forward channel Control Channel CRC enable	0b0: Receive CRC disabled 0b1: Receive CRC enabled

**ARQ0 (0x75)\***

PRIMARY CC—ARQ Enable

BITFIELD	BITS	DESCRIPTION	DECODE
EN	3	Enable ARQ	0b0: ARQ disabled 0b1: ARQ enabled
DIS_DBL_A CK_RETX	2	Disable retransmission due to receiving same acknowledge twice.	0b0: Enabled 0b1: Disabled

**ARQ1 (0x76)\***

PRIMARY CC—ARQ Setup

BITFIELD	BITS	DESCRIPTION	DECODE
MAX_RT_ER R_OEN	1	Enable reporting of ARQ maximum retransmission limit errors (MAX_RT_ERR - 0x616) for this channel at ERRB pin.	0b0: ARQ maximum retransmit limit errors reporting at ERRB pin disabled 0b1: ARQ maximum retransmit limit errors reporting at ERRB pin enabled
RT_CNT_OE N	0	Enable reporting of ARQ retransmission event for this channel at ERRB pin.  When enabled, ERRB is asserted when RT_CNT of this channel is greater than 0.	0b0: ARQ retransmission count reporting at ERRB pin disabled 0b1: ARQ retransmission count reporting at ERRB pin enabled

**ARQ2 (0x77)**

PRIMARY CC—ARQ Count

BITFIELD	BITS	DESCRIPTION	DECODE
MAX_RT_ER R	7	Reached maximum retransmission limit (MAX_RT) for one packet in this channel.	0b0: Maximum retransmission limit not reached 0b1: Maximum retransmission limit reached
RT_CNT	6:0	Total retransmission count in this channel.	0xXX: Count of retransmissions for this channel

**TR0 (0x78)\***

GPIO—CRC Setup

BITFIELD	BITS	DESCRIPTION	DECODE
TX_CRC_EN	7	Reverse channel GPIO CRC enable	0b0: Transmit CRC disabled 0b1: Transmit CRC enabled
RX_CRC_EN	6	Forward channel GPIO CRC enable	0b0: Receive CRC disabled 0b1: Receive CRC enabled

**ARQ0 (0x7D)\***

GPIO—ARQ Enable

BITFIELD	BITS	DESCRIPTION	DECODE
EN	3	Enable ARQ	0b0: ARQ disabled 0b1: ARQ enabled
DIS_DBL_A CK_RETX	2	Disable retransmission due to receiving same acknowledge twice.	0b0: Enabled 0b1: Disabled

**ARQ1 (0x7E)\***

GPIO—ARQ Setup

BITFIELD	BITS	DESCRIPTION	DECODE
MAX_RT_ERR_OEN	1	Enable reporting of ARQ maximum retransmission limit errors (MAX_RT_ERR - 0x616) for this channel at ERRB pin.	0b0: ARQ maximum retransmit limit errors reporting at ERRB pin disabled 0b1: ARQ maximum retransmit limit errors reporting at ERRB pin enabled
RT_CNT_ON	0	Enable reporting of ARQ retransmission event for this channel at ERRB pin.  When enabled, ERRB is asserted when RT_CNT of this channel is greater than 0.	0b0: ARQ retransmission count reporting at ERRB pin disabled 0b1: ARQ retransmission count reporting at ERRB pin enabled

**ARQ2 (0x7F)**

GPIO—ARQ Setup

BITFIELD	BITS	DESCRIPTION	DECODE
MAX_RT_ERR	7	Reached maximum retransmission limit (MAX_RT) for one packet in this channel.	0b0: Maximum retransmission limit not reached 0b1: Maximum retransmission limit reached
RT_CNT	6:0	Total retransmission count in this channel.	0xXX: Count of retransmissions for this channel

**TR0 (0x80)\***

Pass-Through 1 CC—CRC Setup

BITFIELD	BITS	DESCRIPTION	DECODE
TX_CRC_EN	7	Reverse Channel Pass-Through Channel 1 CRC enable	0b0: Transmit CRC disabled 0b1: Transmit CRC enabled
RX_CRC_EN	6	Forward Channel Pass-Through Channel 1 CRC enable	0b0: Receive CRC disabled 0b1: Receive CRC enabled

**ARQ0 (0x85)\***

Pass-Through 1—ARQ Enable

BITFIELD	BITS	DESCRIPTION	DECODE
EN	3	Enable ARQ	0b0: ARQ disabled 0b1: ARQ enabled
DIS_DBL_ACK_RETX	2	Disable retransmission due to receiving same acknowledge twice.	0b0: Enabled 0b1: Disabled

**ARQ1 (0x86)\***

Pass-Through 1—ARQ Setup

BITFIELD	BITS	DESCRIPTION	DECODE
MAX_RT_ERR_OEN	1	Enable reporting of ARQ maximum retransmission limit errors (MAX_RT_ERR - 0x616) for this channel at ERRB pin.	0b0: ARQ maximum retransmit limit errors reporting at ERRB pin disabled 0b1: ARQ maximum retransmit limit errors reporting at ERRB pin enabled

BITFIELD	BITS	DESCRIPTION	DECODE
RT_CNT_OEN	0	Enable reporting of ARQ retransmission event for this channel at ERRB pin.  When enabled, ERRB is asserted when RT_CNT of this channel is greater than 0.	0b0: ARQ retransmission count reporting at ERRB pin disabled 0b1: ARQ retransmission count reporting at ERRB pin enabled

### ARQ2 (0x87)

#### Pass-Through 1—ARQ Count

BITFIELD	BITS	DESCRIPTION	DECODE
MAX_RT_ERR	7	Reached maximum retransmission limit (MAX_RT) for one packet in this channel.	0b0: Maximum retransmission limit not reached 0b1: Maximum retransmission limit reached
RT_CNT	6:0	Total retransmission count in this channel.	0xXX: Count of retransmissions for this channel

### TR0 (0x88)\*

#### Pass-Through 2 CC—CRC Setup

BITFIELD	BITS	DESCRIPTION	DECODE
TX_CRC_EN	7	Reverse Channel Pass-Through Channel 2 CRC enable	0b0: Transmit CRC disabled 0b1: Transmit CRC enabled
RX_CRC_EN	6	Forward Channel Pass-Through Channel 2 CRC enable	0b0: Receive CRC disabled 0b1: Receive CRC enabled

### ARQ0 (0x8D)\*

#### Pass-Through 2—ARQ Enable

BITFIELD	BITS	DESCRIPTION	DECODE
EN	3	Enable ARQ	0b0: ARQ disabled 0b1: ARQ enabled
DIS_DBL_ACK_RETX	2	Disable retransmission due to receiving same acknowledge twice.	0b0: Enabled 0b1: Disabled

### ARQ1 (0x8E)\*

#### Pass-Through 2—ARQ Setup

BITFIELD	BITS	DESCRIPTION	DECODE
MAX_RT_ERR_OEN	1	Enable reporting of ARQ maximum retransmission limit errors (MAX_RT_ERR - 0x616) for this channel at ERRB pin.	0b0: ARQ maximum retransmit limit errors reporting at ERRB pin disabled 0b1: ARQ maximum retransmit limit errors reporting at ERRB pin enabled
RT_CNT_OEN	0	Enable reporting of ARQ retransmission event for this channel at ERRB pin.  When enabled, ERRB is asserted when RT_CNT of this channel is greater than 0.	0b0: ARQ retransmission count reporting at ERRB pin disabled 0b1: ARQ retransmission count reporting at ERRB pin enabled

### ARQ2 (0x8F)

#### Pass-Through 2—ARQ Count

BITFIELD	BITS	DESCRIPTION	DECODE
MAX_RT_ERR	7	Reached maximum retransmission limit (MAX_RT) for one packet in this channel.	0b0: Maximum retransmission limit not reached 0b1: Maximum retransmission limit reached
RT_CNT	6:0	Total retransmission count in this channel.	0xXX: Count of retransmissions for this channel

**VIDEO\_RX0 (0x112)\***

Video Line CRC

BITFIELD	BITS	DESCRIPTION	DECODE
LCRC_ERR	7	Video Line CRC Error Flag	0b0: No video line CRC detected 0b1: Video line CRC detected
LINE_CRC_EN	1	Video Line CRC Enable	0b0: Video line CRC disabled 0b1: Video line CRC enabled

**VIDEO\_RX6 (0x118)**

Heartbeat

BITFIELD	BITS	DESCRIPTION	DECODE
LIM_HEART	3	Disable heartbeat during blanking	0b0: Heartbeat enabled during blanking 0b1: Heartbeat disabled during blanking

**VIDEO\_RX8 (0x11A)**

BITFIELD	BITS	DESCRIPTION	DECODE
VID_BLK_LEN_ERR	7	Video Rx block-length error detected	0b0: No error detected 0b1: Video Rx block-length error detected
VID_LOCK	6	Video pipeline locked	0b0: Video pipeline not locked 0b1: Video pipeline locked
VID_PKT_DET	5	Sufficient video Rx packet throughput detected	0b0: Not enough throughput 0b1: Sufficient throughput detected
VID_SEQ_ERR	4	Video Rx sequence error has occurred	0b0: No error detected 0b1: Error detected

**VIDEO\_RX10 (0x11C)**

BITFIELD	BITS	DESCRIPTION	DECODE
VID_OVERFLOW	7	Sticky bit for overflow detected in video Rx buffers, read to clear.	0: No error detected 1: Error detected

**VIDEO\_PIPE\_EN (0x160)\***

BITFIELD	BITS	DESCRIPTION	DECODE
VIDEO_PIPE_EN	1:0	Bit 0 enables/disables PIPE Y. Bit 1 is reserved.	0b00: Disable pipe Y 0b01: Enable Pipe Y (Default) 0b1X: Reserved (Do not use)

**VIDEO\_PIPE\_SEL (0x161)\***

BITFIELD	BITS	DESCRIPTION	DECODE
VIDEO_PIPE_SEL_Y	2:0	Bits [1:0] select the video stream that is routed to video pipe Y (des). Bit [2] is reserved.	0b000: Select Stream 0 0b001: Select Stream 1 0b010: Select Stream 2 (default) 0b011: Select Stream 3 0b1XX: Reserved (do not use)

**CROSS\_0 (0x1E0)\***

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS0_I	6	Invert CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS0_F	5	Force CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS0	4:0	Maps incoming bit position set by this field to the outgoing bit position 0	0bXXXXX: Incoming bit position

**CROSS\_1 (0x1E1)\***

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS1_I	6	Invert CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS1_F	5	Force CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS1	4:0	Maps incoming bit position set by this field to the outgoing bit position 1	0bXXXXX: Incoming bit position

**CROSS\_2 (0x1E2)\***

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS2_I	6	Invert CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS2_F	5	Force CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS2	4:0	Maps incoming bit position set by this field to the outgoing bit position 2	0bXXXXX: Incoming bit position

**CROSS\_3 (0x1E3)\***

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS3_I	6	Invert CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS3_F	5	Force CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS3	4:0	Maps incoming bit position set by this field to the outgoing bit position 3	0bXXXXX: Incoming bit position

**CROSS\_4 (0x1E4)\***

<b>BITFIELD</b>	<b>BITS</b>	<b>DESCRIPTION</b>	<b>DECODE</b>
CROSS4_I	6	Invert CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS4_F	5	Force CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS4	4:0	Maps incoming bit position set by this field to the outgoing bit position 4	0bXXXXX: Incoming bit position

**CROSS\_5 (0x1E5)\***

<b>BITFIELD</b>	<b>BITS</b>	<b>DESCRIPTION</b>	<b>DECODE</b>
CROSS5_I	6	Invert CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS5_F	5	Force CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS5	4:0	Maps incoming bit position set by this field to the outgoing bit position 5	0bXXXXX: Incoming bit position

**CROSS\_6 (0x1E6)\***

<b>BITFIELD</b>	<b>BITS</b>	<b>DESCRIPTION</b>	<b>DECODE</b>
CROSS6_I	6	Invert CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS6_F	5	Force CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS6	4:0	Maps incoming bit position set by this field to the outgoing bit position 6	0bXXXXX: Incoming bit position

**CROSS\_7 (0x1E7)\***

<b>BITFIELD</b>	<b>BITS</b>	<b>DESCRIPTION</b>	<b>DECODE</b>
CROSS7_I	6	Invert CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS7_F	5	Force CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS7	4:0	Maps incoming bit position set by this field to the outgoing bit position 7	0bXXXXX: Incoming bit position

**CROSS\_8 (0x1E8)\***

<b>BITFIELD</b>	<b>BITS</b>	<b>DESCRIPTION</b>	<b>DECODE</b>
CROSS8_I	6	Invert CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS8_F	5	Force CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS8	4:0	Maps incoming bit position set by this field to the outgoing bit position 8	0bXXXXX: Incoming bit position

**CROSS\_9 (0x1E9)\***

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS9_I	6	Invert CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS9_F	5	Force CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS9	4:0	Maps incoming bit position set by this field to the outgoing bit position 9	0bXXXXX: Incoming bit position

**CROSS\_10 (0x1EA)\***

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS10_I	6	Invert CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS10_F	5	Force CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS10	4:0	Maps incoming bit position set by this field to the outgoing bit position 10	0bXXXXX: Incoming bit position

**CROSS\_11 (0x1EB)\***

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS11_I	6	Invert CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS11_F	5	Force CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS11	4:0	Maps incoming bit position set by this field to the outgoing bit position 11	0bXXXXX: Incoming bit position

**CROSS\_12 (0x1EC)\***

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS12_I	6	Invert CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS12_F	5	Force CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS12	4:0	Maps incoming bit position set by this field to the outgoing bit position 12	0bXXXXX: Incoming bit position

**CROSS\_13 (0x1ED)\***

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS13_I	6	Invert CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS13_F	5	Force CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS13	4:0	Maps incoming bit position set by this field to the outgoing bit position 13	0bXXXXX: Incoming bit position

**CROSS\_14 (0x1EE)\***

<b>BITFIELD</b>	<b>BITS</b>	<b>DESCRIPTION</b>	<b>DECODE</b>
CROSS14_I	6	Invert CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS14_F	5	Force CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS14	4:0	Maps incoming bit position set by this field to the outgoing bit position 14	0bXXXXX: Incoming bit position

**CROSS\_15 (0x1EF)\***

<b>BITFIELD</b>	<b>BITS</b>	<b>DESCRIPTION</b>	<b>DECODE</b>
CROSS15_I	6	Invert CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS15_F	5	Force CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS15	4:0	Maps incoming bit position set by this field to the outgoing bit position 15	0bXXXXX: Incoming bit position

**CROSS\_16 (0x1F0)\***

<b>BITFIELD</b>	<b>BITS</b>	<b>DESCRIPTION</b>	<b>DECODE</b>
CROSS16_I	6	Invert CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS16_F	5	Force CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS16	4:0	Maps incoming bit position set by this field to the outgoing bit position 16	0bXXXXX: Incoming bit position

**CROSS\_17 (0x1F1)\***

<b>BITFIELD</b>	<b>BITS</b>	<b>DESCRIPTION</b>	<b>DECODE</b>
CROSS17_I	6	Invert CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS17_F	5	Force CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS17	4:0	Maps incoming bit position set by this field to the outgoing bit position 17	0bXXXXX: Incoming bit position

**CROSS\_18 (0x1F2)\***

<b>BITFIELD</b>	<b>BITS</b>	<b>DESCRIPTION</b>	<b>DECODE</b>
CROSS18_I	6	Invert CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS18_F	5	Force CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS18	4:0	Maps incoming bit position set by this field to the outgoing bit position 18	0bXXXXX: Incoming bit position

**CROSS\_19 (0x1F3)\***

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS19_I	6	Invert CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS19_F	5	Force CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS19	4:0	Maps incoming bit position set by this field to the outgoing bit position 19	0bXXXXX: Incoming bit position

**CROSS\_20 (0x1F4)\***

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS20_I	6	Invert CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS20_F	5	Force CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS20	4:0	Maps incoming bit position set by this field to the outgoing bit position 20	0bXXXXX: Incoming bit position

**CROSS\_21 (0x1F5)\***

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS21_I	6	Invert CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS21_F	5	Force CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS21	4:0	Maps incoming bit position set by this field to the outgoing bit position 21	0bXXXXX: Incoming bit position

**CROSS\_22 (0x1F6)\***

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS22_I	6	Invert CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS22_F	5	Force CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS22	4:0	Maps incoming bit position set by this field to the outgoing bit position 22	0bXXXXX: Incoming bit position

**CROSS\_23 (0x1F7)\***

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS23_I	6	Invert CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS23_F	5	Force CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS23	4:0	Maps incoming bit position set by this field to the outgoing bit position 23	0bXXXXX: Incoming bit position

**CROSS\_HS (0x1F8)\***

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS_HS_I	6	Invert CROSS_HS	0b0: Do not invert bit 0b1: Invert bit
CROSS_HS_F	5	Force CROSS_HS to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS_HS	4:0	Map selected internal signal to HS	0bXXXXX: Incoming bit position

**CROSS\_VS (0x1F9)\***

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS_VS_I	6	Invert CROSS_VS	0b0: Do not invert bit 0b1: Invert bit
CROSS_VS_F	5	Force CROSS_VS to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS_VS	4:0	Map selected internal signal to VS	0bXXXXX: Incoming bit position

**CROSS\_DE (0x1FA)\***

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS_DE_I	6	Invert CROSS_DE	0b0: Do not invert bit 0b1: Invert bit
CROSS_DE_F	5	Force CROSS_DE to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS_DE	4:0	Map selected internal signal to DE	0bXXXXX: Incoming bit position

**PRBS\_ERR (0x1FB)**

BITFIELD	BITS	DESCRIPTION	DECODE
VPRBS_ERR	7:0	Video PRBS error counter, clears on read	0xXX: Number of video PRBS errors since last read

**VPRBS (0x1FC)\***

BITFIELD	BITS	DESCRIPTION	DECODE
PATGEN_CLK_SRC	7	Pattern-generator clock source for video checkerboard, and gradient patterns	0x0: 150MHz 0x1: 600MHz (default)
VPRBS_FAIL	5	Video PRBS check pass/fail	0b0: Video PRBS check passed 0b1: Video check failed
VPRBS_CHK_EN	4	Enable video PRBS checker	0b0: Video PRBS checker disabled 0b1: Video PRBS checker enabled
VIDEO_LOCK	0	Video channel is locked and outputting valid video data	0b0: Video channel not locked 0b1: Video channel locked

**CROSS\_27 (0x1FD)**

BITFIELD	BITS	DESCRIPTION	DECODE
ALT_CROSSBAR	7	Selects whether to use the crossbar in the VRX block or the alternative crossbar in the RDP.	0x0: Use crossbar in VRX block 0x1: Use crossbar in RDP
CROSS27_I	6	Invert CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS27_F	5	Force CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS27	4:0	Map selected internal signal to CrossX	0bXXXXX: Incoming bit position

**CROSS\_28 (0x1FE)**

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS28_I	6	Invert CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS28_F	5	Force CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS28	4:0	Map selected internal signal to CrossX	0bXXXXX: Incoming bit position

**CROSS\_29 (0x1FF)**

BITFIELD	BITS	DESCRIPTION	DECODE
CROSS29_I	6	Invert CrossX	0b0: Do not invert bit 0b1: Invert bit
CROSS29_F	5	Force CrossX to 0 before inversion	0b0: Do not force bit to zero 0b1: Force bit to zero
CROSS29	4:0	Map selected internal signal to CrossX	0bXXXXX: Incoming bit position

**PATGEN\_0 (0x240)**

Pattern Generator Control

BITFIELD	BITS	DESCRIPTION	DECODE
GEN_VS	7	Enable to generate VS output according to the timing definition	0b0: Do not generate VS 0b1: Generate VS
GEN_HS	6	Enable to generate HS output according to the timing definition	0b0: Do not generate HS 0b1: Generate HS
GEN_DE	5	Enable to generate DE output according to the timing definition	0b0: Do not generate DE 0b1: Generate DE
VS_INV	4	Invert VSYNC output of video-timing generator	0b0: Do not invert VS 0b1: Invert VS
HS_INV	3	Invert HSYNC output of video-timing generator	0b0: Do not invert HS 0b1: Invert HS
DE_INV	2	Invert DE output of video-timing generator	0b0: Do not invert DE 0b1: Invert DE

BITFIELD	BITS	DESCRIPTION	DECODE
VTG_MODE	1:0	<p>Video interface timing generation mode.</p> <p>00 = VS Tracking mode. VS input's period (VS_HIGH + VS_LOW) is tracked. After the VS tracking is locked, any VS input edge (glitches) not in the expected PCLK cycle is ignored. VS tracking is locked with three consecutive matches and unlocked by three consecutive mismatches. When unlocked or power-up, the next VS input edge is assumed to be the right VS edge.</p> <p>01 = VS One-trigger mode One VS input edge triggers the generation of ONE frame of VSO/HSO/DEO. If next VS input edge comes earlier or later than expected by VS period, the newly generated frame is correct. The current VSO/HSO/DEO is cut or extended at the time point of rising edge of the newly generated VSO/HSO/DEO.</p> <p>10 = Auto-repeat mode (default) The VS input edge triggers the generation of continuous frames of VSO/HSO/DEO even if no more VS input edges. If the next VS input edge comes earlier or later than expected by VS period, the newly generated frame is correct. The current VSO/HSO/DEO is cut or extended at the time point of rising edge of the newly generated VSO/HSO/DEO.</p> <p>11 = Free-running mode</p>	<p>0b00: VS Tracking mode VS input's period (VS_HIGH + VS_LOW) is tracked. After the VS tracking is locked, any VS input edge (glitches) not in the expected PCLK cycle is ignored. VS tracking is locked with three consecutive matches and unlocked by three consecutive mismatches. When unlocked or at power-up, the next VS input edge is assumed to be the right VS edge.</p> <p>0b01: VS One-trigger mode One VS input edge triggers the generation of one frame of VSO/HSO/DEO. If the next VS input edge comes earlier or later than expected by VS period, the newly generated frame is correct. The current VSO/HSO/DEO is cut or extended at the time point of the rising edge of the newly generated VSO/HSO/DEO.</p> <p>0b10: Auto-repeat mode VS input edge triggers the generation of continuous frames of VSO/HSO/DEO even if no more VS input edges. If the next VS input edge comes earlier or later than expected by VS period, the newly generated frame is correct. The current VSO/HSO/DEO is cut or extended at the time point of the rising edge of the newly generated VSO/HSO/DEO.</p> <p>0b11: Free-running mode Automatically starts generating the pattern relying on VS input.</p>

**PATGEN\_1 (0x241)**

BITFIELD	BITS	DESCRIPTION	DECODE
GRAD_MODE	7	Gradient Pattern-Generator Mode	<p>0b0: Gradient mode increasing. Each gradient color starts from a value of 0x00 and increases to 0xFF</p> <p>0b1: Gradient mode decreasing. Each gradient color starts from a value of 0xFF and decreases to 0x00</p>
PATGEN_MODE	5:4	Pattern-Generator Mode	<p>0b00: Pattern generator disabled - use video from the serializer input (default)</p> <p>0b01: Generate checkerboard pattern</p> <p>0b10: Generate gradient pattern</p> <p>0b11: Reserved</p>
VS_TRIG	0	Select VS trigger edge	<p>0b0: Falling edge</p> <p>0b1: Rising edge</p>

**VS\_DLY\_2 (0x242)**

VSYNC Delay

BITFIELD	BITS	DESCRIPTION	DECODE
VS_DLY_2	7:0	<p>VSYNC Delay Enable GEN_VS (0x240) to use VSYNC delay feature. Each bit enabled delays the VSYNC by 1 PCLK. Following examples delay VSYNC by 257 PCLKs: 0x242: 0x00000000 [MSB], 0 PCLK 0x243: 0x00000001, 256 PCLK 0x244: 0x00000001 [LSB], 1 PCLK</p>	0xXX: Most significant byte of VS delay

**VS\_DLY\_1 (0x243)**

VSYNC Delay

BITFIELD	BITS	DESCRIPTION	DECODE
VS_DLY_1	7:0	<p>VSYNC Delay Enable GEN_VS (0x240) to use VSYNC delay feature. Each bit enabled delays the VSYNC by 1 PCLK. Following examples delay VSYNC by 257 PCLKs: 0x242: 0x00000000 [MSB], 0 PCLK 0x243: 0x00000001, 256 PCLK 0x244: 0x00000001 [LSB], 1 PCLK</p>	0xXX: Middle significant byte of VS delay

**VS\_DLY\_0 (0x244)**

VSYNC Delay

BITFIELD	BITS	DESCRIPTION	DECODE
VS_DLY_0	7:0	<p>VSYNC Delay Enable GEN_VS (0x240) to use VSYNC delay feature. Each bit enabled delays the VSYNC by 1 PCLK. Following examples delay VSYNC by 257 PCLKs: 0x242: 0x00000000 [MSB], 0 PCLK 0x243: 0x00000001, 256 PCLK 0x244: 0x00000001 [LSB], 1 PCLK</p>	0xXX: Least significant byte of VS delay

**VS\_HIGH\_2 (0x245)**

VSYNC High Period to PCLK Cycles [24:16] Bits

BITFIELD	BITS	DESCRIPTION	DECODE
VS_HIGH_2	7:0	VS high period in terms of PCLK cycles ([23:16])	0xXX: Most significant byte of VS high period

**VS\_HIGH\_1 (0x246)**

VSYNC High Period to PCLK Cycles [15:8] Bits

BITFIELD	BITS	DESCRIPTION	DECODE
VS_HIGH_1	7:0	VS high period in terms of PCLK cycles ([15:8])	0xXX: Middle significant byte of VS high period

**VS\_HIGH\_0 (0x247)**

VSYNC High Period to PCLK Cycles [7:0] Bits

<b>BITFIELD</b>	<b>BITS</b>	<b>DESCRIPTION</b>	<b>DECODE</b>
VS_HIGH_0	7:0	VS high period in terms of PCLK cycles ([7:0])	0xXX: Least significant byte of VS high period

**VS\_LOW\_2 (0x248)**

VSYNC Low Period to PCLK Cycles [24:16] Bits

<b>BITFIELD</b>	<b>BITS</b>	<b>DESCRIPTION</b>	<b>DECODE</b>
VS_LOW_2	7:0	VS low period in terms of PCLK cycles ([23:16])	0xXX: Most significant byte of VS low period

**VS\_LOW\_1 (0x249)**

VSYNC Low Period to PCLK Cycles [15:8] Bits

<b>BITFIELD</b>	<b>BITS</b>	<b>DESCRIPTION</b>	<b>DECODE</b>
VS_LOW_1	7:0	VS low period in terms of PCLK cycles ([15:8])	0xXX: Middle significant byte of VS low period

**VS\_LOW\_0 (0x24A)**

VSYNC Low Period to PCLK Cycles [7:0] Bits

<b>BITFIELD</b>	<b>BITS</b>	<b>DESCRIPTION</b>	<b>DECODE</b>
VS_LOW_0	7:0	VS low period in terms of PCLK cycles ([7:0])	0xXX: Least significant byte of VS low period

**V2D\_2 (0x254)**

<b>BITFIELD</b>	<b>BITS</b>	<b>DESCRIPTION</b>	<b>DECODE</b>
V2D_2	7:0	VS edge to the rising edge of the first DE in terms of PCLK cycles ([23:16])	0xXX: Most significant byte of VS edge to first DE

**V2D\_1 (0x255)**

<b>BITFIELD</b>	<b>BITS</b>	<b>DESCRIPTION</b>	<b>DECODE</b>
V2D_1	7:0	VS edge to the rising edge of the first DE in terms of PCLK cycles ([15:8])	0xXX: Middle significant byte of VS edge to first DE

**V2D\_0 (0x256)**

<b>BITFIELD</b>	<b>BITS</b>	<b>DESCRIPTION</b>	<b>DECODE</b>
V2D_0	7:0	VS edge to the rising edge of the first DE in terms of PCLK cycles ([23:16])	0xXX: Least significant byte of VS edge to first DE

**DE\_HIGH\_1 (0x257)**

<b>BITFIELD</b>	<b>BITS</b>	<b>DESCRIPTION</b>	<b>DECODE</b>
DE_HIGH_1	7:0	DE high period in terms of PCLK cycles ([15:8])	0xXX: Most significant byte of DE high period

**DE\_HIGH\_0 (0x258)**

<b>BITFIELD</b>	<b>BITS</b>	<b>DESCRIPTION</b>	<b>DECODE</b>
DE_HIGH_0	7:0	DE high period in terms of PCLK cycles ([7:0])	0xXX: Least significant byte of DE high period

**DE\_LOW\_1 (0x259)**

<b>BITFIELD</b>	<b>BITS</b>	<b>DESCRIPTION</b>	<b>DECODE</b>
DE_LOW_1	7:0	DE low period in terms of PCLK cycles ([15:8])	0xXX: Most significant byte of DE low period

**DE\_LOW\_0 (0x25A)**

<b>BITFIELD</b>	<b>BITS</b>	<b>DESCRIPTION</b>	<b>DECODE</b>
DE_LOW_0	7:0	DE low period in terms of PCLK cycles ([7:0])	0xXX: Least significant byte of DE low period

**DE\_CNT\_1 (0x25B)**

Data Enable Count—Used for Pattern Generation

<b>BITFIELD</b>	<b>BITS</b>	<b>DESCRIPTION</b>	<b>DECODE</b>
DE_CNT_1	7:0	Active lines per frame ([15:8])	0xXX: Most significant byte of DE pulses per frame

**DE\_CNT\_0 (0x25C)**

Data Enable Count—Pattern Generation Function

<b>BITFIELD</b>	<b>BITS</b>	<b>DESCRIPTION</b>	<b>DECODE</b>
DE_CNT_0	7:0	Active lines per frame ([7:0])	0xXX: Least significant byte of DE pulses per frame

**GRAD\_INCR (0x25D)**

Refer to User Guide for information

<b>BITFIELD</b>	<b>BITS</b>	<b>DESCRIPTION</b>	<b>DECODE</b>
GRAD_INCR	7:0	Gradient mode increment amount (increment amount is the register value divided by 4)	0xXX: Gradient increment base

**CHKR\_COLOR A L (0x25E)**

Refer to User Guide for Information

<b>BITFIELD</b>	<b>BITS</b>	<b>DESCRIPTION</b>	<b>DECODE</b>
CHKR_COL OR_A_L	7:0	Checkerboard mode Color A low byte	0xXX: Least significant byte of Checkerboard mode Color A

**CHKR\_COLOR A M (0x25F)**

Refer to User Guide for information

<b>BITFIELD</b>	<b>BITS</b>	<b>DESCRIPTION</b>	<b>DECODE</b>
CHKR_COL OR_A_M	7:0	Checkerboard mode Color A middle byte	0xXX: Middle significant byte of Checkerboard mode Color A

[CHKR\\_COLOR\\_A\\_H \(0x260\)](#)

Refer to User Guide for information

BITFIELD	BITS	DESCRIPTION	DECODE
CHKR_COLOR_A_H	7:0	Checkerboard mode Color A high byte	0xXX: Most significant byte of Checkerboard mode Color A

[CHKR\\_COLOR\\_B\\_L \(0x261\)](#)

Refer to User Guide for information

BITFIELD	BITS	DESCRIPTION	DECODE
CHKR_COLOR_B_L	7:0	Checkerboard mode Color B low byte	0xXX: Least significant byte of Checkerboard mode Color B

[CHKR\\_COLOR\\_B\\_M \(0x262\)](#)

Refer to User Guide for information

BITFIELD	BITS	DESCRIPTION	DECODE
CHKR_COLOR_B_M	7:0	Checkerboard mode Color B middle byte	0xXX: Middle significant byte of Checkerboard mode Color B

[CHKR\\_COLOR\\_B\\_H \(0x263\)](#)

Refer to User Guide for information

BITFIELD	BITS	DESCRIPTION	DECODE
CHKR_COLOR_B_H	7:0	Checkerboard mode Color B high byte	0xXX: Most significant byte of Checkerboard mode Color B

[CHKR\\_RPT\\_A \(0x264\)](#)

Refer to User Guide for information

BITFIELD	BITS	DESCRIPTION	DECODE
CHKR_RPT_A	7:0	Checkerboard mode Color A repeat count	0xXX: Repeat count of Checkerboard mode Color A

[CHKR\\_RPT\\_B \(0x265\)](#)

Refer to User Guide for information

BITFIELD	BITS	DESCRIPTION	DECODE
CHKR_RPT_B	7:0	Checkerboard mode Color B repeat count	0xXX: Repeat count of Checkerboard mode Color B

[CHKR\\_ALT \(0x266\)](#)

Refer to User Guide for information

BITFIELD	BITS	DESCRIPTION	DECODE
CHKR_ALT	7:0	Checkerboard mode alternate line count	0xXX: Checkerboard mode alternate line count

[GPIO\\_A \(0x2B0\)\\*](#)

GPIO Configuration for MFP0

BITFIELD	BITS	DESCRIPTION	DECODE
RES_CFG	7	GPIO internal resistor value selection	0b0: 40kΩ 0b1: 1MΩ
TX_COMP_EN	5	Enable GPIO Delay compensation	0b0: Enabled 0b1: Disabled
GPIO_OUT	4	GPIO FORCED output value when GPIO_RX_EN = 0	0b0: GPIO = 0 0b1: GPIO = 1
GPIO_IN	3	GPIO - value reported at Deserializer pin	0b0: GPIO = 0 0b1: GPIO = 1
GPIO_RX_EN	2	GPIO Receive Control This bit is used to receive GPIO transmission from serializer.	0b0: Disabled 0b1: Enabled
GPIO_TX_EN	1	GPIO Transmit Control This bit is used to control GPIO transmission to serializer.	0b0: Disabled 0b1: Enabled
GPIO_OUT_DIS	0	Disable GPIO0 Output Driver  When ENABLED output can be driven from deserializer When DISABLED output can NOT be driven from deserializer	0b0: Enabled 0b1: Disabled

**GPIO\_B (0x2B1)\***

GPIO Output Type and Tx ID for MFP0

BITFIELD	BITS	DESCRIPTION	DECODE
PULL_UPDN_SEL	7:6	GPIO internal resistor configuration	0b00: No Pull-up/Pull-down 0b01: Pull-up 0b10: Pull-down 0b11: RSVD
OUT_TYPE	5	GPIO Internal Driver Selection	0b0: Open-drain 0b1: Push-pull
GPIO_TX_ID	4:0	Transmit ID for GPIO to Map GPIO to appropriate MFP pins on serializer	0bXXXXX: Default MFP0 transmit ID is set to 0x000000

**GPIO\_C (0x2B2)\***

GPIO Link A RX ID for MFP0

BITFIELD	BITS	DESCRIPTION	DECODE
OVR_RES_CFG	7	Used to override default internal resistor configuration value. When set, use RES_CFG and PULL_UPDN_SEL	0b0: Non-override configuration 0b1: Override default configuration
GPIO_RX_ID	4:0	GPIO ID for pin while receiving	0bXXXXX: This GPIO receive ID

**GPIO\_A (0x2B3)\***

GPIO Configuration for MFP1

BITFIELD	BITS	DESCRIPTION	DECODE
RES_CFG	7	GPIO internal resistor value selection	0b0: 40kΩ 0b1: 1MΩ

BITFIELD	BITS	DESCRIPTION	DECODE
TX_COMP_EN	5	Enable GPIO Delay compensation	0b0: Enabled 0b1: Disabled
GPIO_OUT	4	GPIO FORCED output value when GPIO_RX_EN = 0	0b0: GPIO = 0 0b1: GPIO = 1
GPIO_IN	3	GPIO - value reported at Deserializer pin	0b0: GPIO = 0 0b1: GPIO = 1
GPIO_RX_EN	2	GPIO Receive Control This bit is used to receive GPIO transmission from serializer.	0b0: Disabled 0b1: Enabled
GPIO_TX_EN	1	GPIO Transmit Control This bit is used to control GPIO transmission to serializer.	0b0: Disabled 0b1: Enabled
GPIO_OUT_DIS	0	Disable GPIO0 Output Driver  When ENABLED output can be driven from deserializer When DISABLED output can NOT be driven from deserializer	0b0: Enabled 0b1: Disabled

#### GPIO B (0x2B4)\*

GPIO Output Type and Tx ID for MFP1

BITFIELD	BITS	DESCRIPTION	DECODE
PULL_UPDN_SEL	7:6	GPIO internal resistor configuration	0b00: No pull-up/pull-down 0b01: Pull-up 0b10: Pull-down 0b11: RSVD
OUT_TYPE	5	GPIO Internal Driver Selection	0b0: Enabled 0b1: Disabled
GPIO_TX_ID	4:0	Transmit ID for GPIO to Map GPIO to appropriate MFP pins on serializer	0bXXXXX: Default MFP0 transmit ID is set to 0x000000

#### GPIO C (0x2B5)\*

GPIO Link A RX ID for MFP1

BITFIELD	BITS	DESCRIPTION	DECODE
OVR_RES_CFG	7	Used to override default internal resistor configuration value. When set use RES_CFG and PULL_UPDN_SEL.	0b0: Non-GPIO function determines IO type when alternate function is selected 0b1: RES_CFG and PULL_UPDN_SEL determine IO type for non-GPIO configuration
GPIO_RX_ID	4:0	GPIO ID for pin while receiving	0bXXXXX: This GPIO receive ID

#### GPIO A (0x2B6)\*

GPIO Configuration for MFP2

BITFIELD	BITS	DESCRIPTION	DECODE
RES_CFG	7	GPIO internal resistor value selection	0b0: 40kΩ 0b1: 1MΩ
TX_COMP_EN	5	Enable GPIO Delay compensation	0b0: Enabled 0b1: Disabled

BITFIELD	BITS	DESCRIPTION	DECODE
GPIO_OUT	4	GPIO FORCED output value when GPIO_RX_EN = 0	0b0: GPIO = 0 0b1: GPIO = 1
GPIO_IN	3	GPIO - value reported at Deserializer pin	0b0: GPIO = 0 0b1: GPIO = 1
GPIO_RX_EN	2	GPIO Receive Control This bit is used to receive GPIO transmission from serializer.	0b0: Disabled 0b1: Enabled
GPIO_TX_EN	1	GPIO Transmit Control This bit is used to control GPIO transmission to serializer.	0b0: Disabled 0b1: Enabled
GPIO_OUT_DIS	0	Disable GPIO0 Output Driver  When ENABLED output can be driven from deserializer When DISABLED output can NOT be driven from deserializer	0b0: Enabled 0b1: Disabled

### GPIO\_B (0x2B7)\*

GPIO Output Type and Tx ID for MFP2

BITFIELD	BITS	DESCRIPTION	DECODE
PULL_UPDN_SEL	7:6	GPIO internal resistor configuration	0b00: No pull-up/pull-down 0b01: Pull-up 0b10: Pull-down 0b11: RSVD
OUT_TYPE	5	GPIO Internal Driver Selection	0b0: Open-drain 0b1: Push-pull
GPIO_TX_ID	4:0	Transmit ID for GPIO to Map GPIO to appropriate MFP pins on serializer	0bXXXXX: Default MFP0 transmit ID is set to 0x000000

### GPIO\_C (0x2B8)\*

GPIO Link A Rx ID for MFP2

BITFIELD	BITS	DESCRIPTION	DECODE
OVR_RES_CFG	7	Used to override default internal resistor configuration value. When set use RES_CFG and PULL_UPDN_SEL.	0b0: Non-GPIO function determines IO type when alternate function is selected 0b1: RES_CFG and PULL_UPDN_SEL determine IO type for non-GPIO configuration
GPIO_RX_ID	4:0	GPIO ID for pin while receiving	0bXXXXX: This GPIO receive ID

### GPIO\_A (0x2B9)\*

GPIO Configuration for MFP3

BITFIELD	BITS	DESCRIPTION	DECODE
RES_CFG	7	GPIO internal resistor value selection	0b0: 40kΩ 0b1: 1MΩ
TX_COMP_EN	5	Enable GPIO Delay compensation	0b0: Enabled 0b1: Disabled
GPIO_OUT	4	GPIO FORCED output value when GPIO_RX_EN = 0	0b0: GPIO = 0 0b1: GPIO = 1

BITFIELD	BITS	DESCRIPTION	DECODE
GPIO_IN	3	GPIO - value reported at Deserializer pin	0b0: GPIO = 0 0b1: GPIO = 1
GPIO_RX_EN	2	GPIO Receive Control This bit is used to receive GPIO transmission from serializer.	0b0: Disabled 0b1: Enabled
GPIO_TX_EN	1	GPIO Transmit Control This bit is used to control GPIO transmission to serializer.	0b0: Disabled 0b1: Enabled
GPIO_OUT_DIS	0	Disable GPIO0 Output Driver  When ENABLED output can be driven from deserializer When DISABLED output can NOT be driven from deserializer	0b0: Enabled 0b1: Disabled

### GPIO B (0x2BA)\*

GPIO Output Type and Tx ID for MFP3

BITFIELD	BITS	DESCRIPTION	DECODE
PULL_UPDN_SEL	7:6	GPIO internal resistor configuration	0b00: No pull-up/pull-down 0b01: Pull-up 0b10: Pull-down 0b11: RSVD
OUT_TYPE	5	GPIO Internal Driver Selection	0b0: Open-drain 0b1: Push-pull
GPIO_TX_ID	4:0	Transmit ID for GPIO to Map GPIO to appropriate MFP pins on serializer	0bXXXXX: Default MFP0 transmit ID is set to 0x000000

### GPIO C (0x2BB)\*

GPIO Link A Rx ID for MFP3

BITFIELD	BITS	DESCRIPTION	DECODE
OVR_RES_CFG	7	Used to override default internal resistor configuration value. When set use RES_CFG and PULL_UPDN_SEL.	0b0: Non-GPIO function determines IO type when alternate function is selected 0b1: RES_CFG and PULL_UPDN_SEL determine IO type for non-GPIO configuration
GPIO_RX_ID	4:0	GPIO ID for pin while receiving	0bXXXXX: This GPIO receive ID

### GPIO A (0x2BC)\*

GPIO Configuration for MFP4

BITFIELD	BITS	DESCRIPTION	DECODE
RES_CFG	7	GPIO internal resistor value selection	0b0: 40kΩ 0b1: 1MΩ
TX_COMP_EN	5	Enable GPIO Delay compensation	0b0: Enabled 0b1: Disabled
GPIO_OUT	4	GPIO FORCED output value when GPIO_RX_EN = 0	0b0: GPIO = 0 0b1: GPIO = 1
GPIO_IN	3	GPIO - value reported at Deserializer pin	0b0: GPIO = 0 0b1: GPIO = 1

BITFIELD	BITS	DESCRIPTION	DECODE
GPIO_RX_EN	2	GPIO Receive Control This bit is used to receive GPIO transmission from serializer.	0b0: Disabled 0b1: Enabled
GPIO_TX_EN	1	GPIO Transmit Control This bit is used to control GPIO transmission to serializer.	0b0: Disabled 0b1: Enabled
GPIO_OUT_DIS	0	Disable GPIO0 Output Driver  When ENABLED output can be driven from deserializer When DISABLED output can NOT be driven from deserializer	0b0: Enabled 0b1: Disabled

**GPIO B (0x2BD)\***

GPIO Output Type and Tx ID for MFP4

BITFIELD	BITS	DESCRIPTION	DECODE
PULL_UPDN_SEL	7:6	GPIO internal resistor configuration	0b00: No pull-up/pull-down 0b01: Pull-up 0b10: Pull-down 0b11: RSVD
OUT_TYPE	5	GPIO Internal Driver Selection	0b0: Open-drain 0b1: Push-pull
GPIO_TX_ID	4:0	Transmit ID for GPIO to Map GPIO to appropriate MFP pins on serializer	0bXXXXX: Default MFP0 transmit ID is set to 0x000000

**GPIO C (0x2BE)\***

GPIO Link A Rx ID for MFP4

BITFIELD	BITS	DESCRIPTION	DECODE
OVR_RES_CFG	7	Used to override default internal resistor configuration value. When set use RES_CFG and PULL_UPDN_SEL.	0b0: Non-GPIO function determines IO type when alternate function is selected 0b1: RES_CFG and PULL_UPDN_SEL determine IO type for non-GPIO configuration
GPIO_RX_ID	4:0	GPIO ID for pin while receiving	0bXXXXX: This GPIO receive ID

**GPIO A (0x2BF)\***

GPIO Configuration for MFP5

BITFIELD	BITS	DESCRIPTION	DECODE
RES_CFG	7	GPIO internal resistor value selection	0b0: 40kΩ 0b1: 1MΩ
TX_COMP_EN	5	Enable GPIO Delay compensation	0b0: Enabled 0b1: Disabled
GPIO_OUT	4	GPIO FORCED output value when GPIO_RX_EN = 0	0b0: GPIO = 0 0b1: GPIO = 1
GPIO_IN	3	GPIO - value reported at Deserializer pin	0b0: GPIO = 0 0b1: GPIO = 1
GPIO_RX_EN	2	GPIO Receive Control This bit is used to receive GPIO transmission from serializer.	0b0: Disabled 0b1: Enabled

BITFIELD	BITS	DESCRIPTION	DECODE
GPIO_TX_EN	1	GPIO Transmit Control This bit is used to control GPIO transmission to serializer.	0b0: Disabled 0b1: Enabled
GPIO_OUT_DIS	0	Disable GPIO0 Output Driver  When ENABLED output can be driven from deserializer When DISABLED output can NOT be driven from deserializer	0b0: Enabled 0b1: Disabled

### GPIO B (0x2C0)\*

GPIO Output Type and Tx ID for MFP5

BITFIELD	BITS	DESCRIPTION	DECODE
PULL_UPDN_SEL	7:6	GPIO internal resistor configuration	0b00: No pull-up/pull-down 0b01: Pull-up 0b10: Pull-down 0b11: RSVD
OUT_TYPE	5	GPIO Internal Driver Selection	0b0: Open-drain 0b1: Push-pull
GPIO_TX_ID	4:0	Transmit ID for GPIO to Map GPIO to appropriate MFP pins on serializer	0bXXXXX: Default MFP0 transmit ID is set to 0x000000

### GPIO C (0x2C1)\*

GPIO Link A Rx ID for MFP5

BITFIELD	BITS	DESCRIPTION	DECODE
OVR_RES_CFG	7	Used to override default internal resistor configuration value. When set use RES_CFG and PULL_UPDN_SEL.	0b0: Non-GPIO function determines IO type when alternate function is selected 0b1: RES_CFG and PULL_UPDN_SEL determine IO type for non-GPIO configuration
GPIO_RX_ID	4:0	GPIO ID for pin while receiving	0bXXXXX: This GPIO receive ID

### GPIO A (0x2C2)\*

GPIO Configuration for MFP6

BITFIELD	BITS	DESCRIPTION	DECODE
RES_CFG	7	GPIO internal resistor value selection	0b0: 40kΩ 0b1: 1MΩ
TX_COMP_EN	5	Enable GPIO Delay compensation	0b0: Enabled 0b1: Disabled
GPIO_OUT	4	GPIO FORCED output value when GPIO_RX_EN = 0	0b0: GPIO = 0 0b1: GPIO = 1
GPIO_IN	3	GPIO - value reported at Deserializer pin	0b0: GPIO = 0 0b1: GPIO = 1
GPIO_RX_EN	2	GPIO Receive Control This bit is used to receive GPIO transmission from serializer.	0b0: Disabled 0b1: Enabled
GPIO_TX_EN	1	GPIO Transmit Control This bit is used to control GPIO transmission to serializer.	0b0: Disabled 0b1: Enabled

BITFIELD	BITS	DESCRIPTION	DECODE
GPIO_OUT_DIS	0	Disable GPIO0 Output Driver  When ENABLED output can be driven from deserializer When DISABLED output can NOT be driven from deserializer	0b0: Enabled 0b1: Disabled

**GPIO\_B (0x2C3)\***

GPIO Output Type and Tx ID for MFP6

BITFIELD	BITS	DESCRIPTION	DECODE
PULL_UPDN_SEL	7:6	GPIO internal resistor configuration	0b00: No pull-up/pull-down 0b01: Pull-up 0b10: Pull-down 0b11: RSVD
OUT_TYPE	5	GPIO Internal Driver Selection	0b0: Open-drain 0b1: Push-pull
GPIO_TX_ID	4:0	Transmit ID for GPIO to Map GPIO to appropriate MFP pins on serializer	0bXXXXX: Default MFP0 transmit ID is set to 0x000000

**GPIO\_C (0x2C4)\***

GPIO Link A Rx ID for MFP6

BITFIELD	BITS	DESCRIPTION	DECODE
OVR_RES_CFG	7	Used to override default internal resistor configuration value. When set use RES_CFG and PULL_UPDN_SEL.	0b0: Non-GPIO function determines IO type when alternate function is selected 0b1: RES_CFG and PULL_UPDN_SEL determine IO type for non-GPIO configuration
GPIO_RX_ID	4:0	GPIO ID for pin while receiving	0bXXXXX: This GPIO receive ID

**GPIO\_A (0x2C5)\***

GPIO Configuration for MFP7

BITFIELD	BITS	DESCRIPTION	DECODE
RES_CFG	7	GPIO internal resistor value selection	0b0: 40kΩ 0b1: 1MΩ
TX_COMP_EN	5	Enable GPIO Delay compensation	0b0: Enabled 0b1: Disabled
GPIO_OUT	4	GPIO FORCED output value when GPIO_RX_EN = 0	0b0: GPIO = 0 0b1: GPIO = 1
GPIO_IN	3	GPIO - value reported at Deserializer pin	0b0: GPIO = 0 0b1: GPIO = 1
GPIO_RX_EN	2	GPIO Receive Control This bit is used to receive GPIO transmission from serializer.	0b0: Disabled 0b1: Enabled
GPIO_TX_EN	1	GPIO Transmit Control This bit is used to control GPIO transmission to serializer.	0b0: Disabled 0b1: Enabled

BITFIELD	BITS	DESCRIPTION	DECODE
GPIO_OUT_DIS	0	Disable GPIO0 Output Driver  When ENABLED output can be driven from deserializer When DISABLED output can NOT be driven from deserializer	0b0: Enabled 0b1: Disabled

**GPIO\_B (0x2C6)\***

GPIO Output Type and Tx ID for MFP7

BITFIELD	BITS	DESCRIPTION	DECODE
PULL_UPDN_SEL	7:6	GPIO internal resistor configuration	0b00: No pull-up/pull-down 0b01: Pull-up 0b10: Pull-down 0b11: RSVD
OUT_TYPE	5	GPIO Internal Driver Selection	0b0: Open-drain 0b1: Push-pull
GPIO_TX_ID	4:0	Transmit ID for GPIO to Map GPIO to appropriate MFP pins on serializer	0bXXXXX: Default MFP0 transmit ID is set to 0x000000

**GPIO\_C (0x2C7)\***

GPIO Link A Rx ID for MFP7

BITFIELD	BITS	DESCRIPTION	DECODE
OVR_RES_CFG	7	Used to override default internal resistor configuration value. When set use RES_CFG and PULL_UPDN_SEL.	0b0: Non-GPIO function determines IO type when alternate function is selected 0b1: RES_CFG and PULL_UPDN_SEL determine IO type for non-GPIO configuration
GPIO_RX_ID	4:0	GPIO ID for pin while receiving	0bXXXXX: This GPIO receive ID

**GPIO\_A (0x2C8)\***

GPIO Configuration for MFP8

BITFIELD	BITS	DESCRIPTION	DECODE
RES_CFG	7	GPIO internal resistor value selection	0b0: 40kΩ 0b1: 1MΩ
TX_COMP_EN	5	Enable GPIO Delay compensation	0b0: Enabled 0b1: Disabled
GPIO_OUT	4	GPIO FORCED output value when GPIO_RX_EN = 0	0b0: GPIO = 0 0b1: GPIO = 1
GPIO_IN	3	GPIO - value reported at Deserializer pin	0b0: GPIO = 0 0b1: GPIO = 1
GPIO_RX_EN	2	GPIO Receive Control This bit is used to receive GPIO transmission from serializer.	0b0: Disabled 0b1: Enabled
GPIO_TX_EN	1	GPIO Transmit Control This bit is used to control GPIO transmission to serializer.	0b0: Disabled 0b1: Enabled

BITFIELD	BITS	DESCRIPTION	DECODE
GPIO_OUT_DIS	0	Disable GPIO0 Output Driver  When ENABLED output can be driven from deserializer When DISABLED output can NOT be driven from deserializer	0b0: Enabled 0b1: Disabled

**GPIO\_B (0x2C9)\***

GPIO Output Type and Tx ID for MFP8

BITFIELD	BITS	DESCRIPTION	DECODE
PULL_UPDN_SEL	7:6	GPIO internal resistor configuration	0b00: No pull-up/pull-down 0b01: Pull-up 0b10: Pull-down 0b11: RSVD
OUT_TYPE	5	GPIO Internal Driver Selection	0b0: Open-drain 0b1: Push-pull
GPIO_TX_ID	4:0	Transmit ID for GPIO to Map GPIO to appropriate MFP pins on serializer	0bXXXXX: Default MFP0 transmit ID is set to 0x000000

**GPIO\_C (0x2CA)\***

GPIO Link A Rx ID for MFP8

BITFIELD	BITS	DESCRIPTION	DECODE
OVR_RES_CFG	7	Used to override default internal resistor configuration value. When set use RES_CFG and PULL_UPDN_SEL.	0b00: Non-override configuration 0b01: Override default Configuration
GPIO_RX_ID	4:0	GPIO ID for pin while receiving	0bXXXXX: This GPIO receive ID

**BACKTOP1 (0x308)\***

CSI Controller Lock Indication

BITFIELD	BITS	DESCRIPTION	DECODE
CSIPLLY_LOCK	5	CSI controller clock status	0b0: CSI controller not locked 0b1: CSI controller locked

**BACKTOP11 (0x312)**

Memory Overflow

BITFIELD	BITS	DESCRIPTION	DECODE
cmd_overflow_w2	5	Occurs when MIPI clock is not set correctly or too "slow" • Occurs when MIPI data is routed to the wrong CSI controller	0x0: No Command FIFO overflow 0x1: Command FIFO overflow detected
LMO_Y	1	Video Pipe Overflow • Occurs when video bandwidth is too high compared to MIPI output • Also occurs when line is over 4086 pixels	0b0: Pipeline Y no line memory overflow 0b1: Pipeline Y line memory overflow

**[BACKTOP12 \(0x313\)\\*](#)**

CSI Output Enable

BITFIELD	BITS	DESCRIPTION	DECODE
CSI_OUT_EN	1	Enables/Disables all MIPI Outputs and puts MIPI into LP11 state. <ul style="list-style-type: none"> <li>Start - Does not wait for MIPI Frame Start or Frame End, sends data on the next received video line</li> <li>Stop - Occurs immediately</li> </ul>	0b0: CSI output disabled 0x1: CSI output enabled

**[BACKTOP13 \(0x314\)](#)**

Software Virtual Channel Override

BITFIELD	BITS	DESCRIPTION	DECODE
soft_vc_y	7:4	Software virtual channel override <ul style="list-style-type: none"> <li>Setting to 0 = Virtual Channel 0</li> <li>To allow override of software VC's, override_bpp_vc_dty (0x31D) needs to be enabled.</li> </ul>	0bXX: Software-defined virtual channel for Pipeline Y

**[BACKTOP15 \(0x316\)](#)**

MIPI Software Data Type Override (high bits)

BITFIELD	BITS	DESCRIPTION	DECODE
soft_dt_y_h	7:6	Combine with register soft_dt_y_l (0x317) (low bits for data type) Example: RAW12 = 0x2C Soft_dt_y_h = 0x80 Soft_dt_y_l = 0x0C To allow override of software data type, override_bpp_vc_dty (0x31D) needs to be enabled.	0bXX: High bits of software-defined data type for Pipeline Y

**[BACKTOP16 \(0x317\)](#)**

MIPI Software Data Type Override (low bits)

BITFIELD	BITS	DESCRIPTION
soft_dt_y_l	3:0	Combine with register soft_dt_y_h (0x316) (high bits for data type) Example: RAW12 = 0x2C Soft_dt_y_h = 0x80 Soft_dt_y_l = 0x0C To allow override of software data type - override_bpp_vc_dty (0x31D) needs to be enabled.

**[BACKTOP18 \(0x319\)](#)**

MIPI Software BPP Override

BITFIELD	BITS	DESCRIPTION	DECODE
soft_bpp_y	4:0	Software-defined bpp for Video Pipe Example: 0x8 - used for 8-bit data type, 0x2A (RAW8) 0x10-12 (EMB8) 0xA - used for 10-bit data type, 0x2B(RAW10) To allow override of software bpp - override_bpp_vc_dty (0x31D) needs to be enabled.	0x8: Data types = 0x2A, 0x10-12, 0x31-37 0xA: Data types = 0x2B 0xC: Data types = 0x2C 0xE: Data types = 0x2D 0x10: Data types = 0x22, 0x1E, 0x2E, 0x12: Data types = 0x23 0x14: Data types = 0x1F, 0x2F 0x18: Data types = 0x24, 0x30 Others: Reserved

### [BACKTOP21 \(0x31C\)](#)

Double Pixel Mode - Used for Pixel Mode

BITFIELD	BITS	DESCRIPTION	DECODE
bpp8dbly	5	Used to pack two 8-bit pixels into 1, GMSL pixel clock See bpp8dbly_mode (0x31F) for more info. See ALT_MEM_MAP8 (0x473) for more info. <b>Note:</b> Needs to also be set on GMSL2 serializer to enable feature	0b0: Disabled 0b1: Enabled

### [BACKTOP22 \(0x31D\)](#)

Enable for Software Override for BPP, VC, and Data Type

BITFIELD	BITS	DESCRIPTION	DECODE
override_bpp_vc_dty	7	Software-override enable for BPP, VC, and DT. <b>Note:</b> Overrides all three functions when enabled; BPP, VC, and DT.	0b0: Disabled 0x1: Enabled

### [BACKTOP24 \(0x31F\)](#)

Double Pixel BPP Mode 8-Bit

BITFIELD	BITS	DESCRIPTION	DECODE
bpp8dbly_mode	5	Used to reassign 8bpp before writing to video line memory See ALT_MEM_MAP8 (0x473) for more info. <b>Note:</b> Needs to also be set on GMSL2 serializer to enable feature	0b0: Disabled 0x1: Enabled

### [BACKTOP25 \(0x320\)](#)

MIPI Clock

BITFIELD	BITS	DESCRIPTION	DECODE
phy1_csi_tx_dppll_fb_fraction_predef_en	5	CSI PHY1 software-override disable for frequency fine-tuning	fine-tuning 0b0: Software override for frequency fine tuning enabled 0x1: Software override for frequency fine-tuning disabled

BITFIELD	BITS	DESCRIPTION	DECODE
phy1_csi_tx_dpll_predef_freq	4:0	Determines CSI PHY1 output frequency in multiples of 100Mbps/lane. Default is 1500Mbps/lane.	0x0: 80Mbps/lane 0x1: 100Mbps/lane 0x2: 200Mbps/lane 0x3: 300Mbps/lane 0x4: 400Mbps/lane 0x5: 500Mbps/lane 0x6: 600Mbps/lane 0x7: 700Mbps/lane 0x8: 800Mbps/lane 0x9: 900Mbps/lane 0xA: 1000Mbps/lane 0xB: 1100Mbps/lane 0xC: 1200Mbps/lane 0xD: 1300Mbps/lane 0xE: 1400Mbps/lane 0xF: 1500Mbps/lane 0x10: 1600Mbps/lane 0x11: 1700Mbps/lane 0x12: 1800Mbps/lane 0x13: 1900Mbps/lane 0x14: 2000Mbps/lane 0x15: 2100Mbps/lane 0x16: 2200Mbps/lane 0x17: 2300Mbps/lane 0x18: 2400Mbps/lane 0x19: 2500Mbps/lane others: 1500Mbps/lane

### [BACKTOP27 \(0x322\)](#)

Used for YUV422 MUXED Mode

BITFIELD	BITS	DESCRIPTION	DECODE
yuv_8_10_mux_mode2	5	Enable YUV422 8-/10-bit muxed mode support	0x0: Disabled 0x1: Enabled

### [BACKTOP30 \(0x325\)](#)

MIPI Start of Frame

BITFIELD	BITS	DESCRIPTION	DECODE
BACKTOP_W_FRAME	7	When register is enabled, MIPI port waits to send data until the start of a New Frame is received, before outputting MIPI data.	0x0: Disabled 0x1: Enabled

### [BACKTOP32 \(0x327\)](#)

Double Pixel BPP Mode 10-bit

BITFIELD	BITS	DESCRIPTION	DECODE
bpp10dbly_mode	5	Used to reassign 10bpp before writing to video line memory. <b>Note:</b> Needs to also be set on GMSL2 serializer to enable feature.	0b0: Disabled 0b1: Enabled
bpp10dbly	1	bpp = 10 processed as 20-bit color	0b0: Do not process bpp = 10 as 20-bit color 0b1: Process bpp = 10 as 20-bit color

**MIPI\_PHY0 (0x330)\***

BITFIELD	BITS	DESCRIPTION	DECODE
force_csi_out_en	7	Force CSI output clock for use in MIPI loopback test or pattern generator use.	0b0: CSI output clock not enabled for MIPI loopback test or pattern generation 0b1: CSI output clock enabled for MIPI loopback test or pattern generation

**MIPI\_PHY1 (0x331)\***

MIPI Timing Configurations

BITFIELD	BITS	DESCRIPTION	DECODE
t_hs_przero	7:6	Typical DPHY data lane HS_prep + HS_zero timing	0b00: 146ns + 24UI 0b01: 160ns + 24UI 0b10: 173ns + 24UI 0b11: 200ns + 24UI
t_hs_prep	5:4	Typical DPHY data lane HS_prepare timing See t_clk_prep (0x335) for MIPI clock modification	0b00: 46.7ns + 4UI 0b01: 53.4ns + 4UI 0b10: 60.0ns + 4UI 0b11: 66.7ns + 4UI
t_clk_trail	3:2	Typical DPHY clock HS_trail timing	0b00: 160ns 0b01: 167ns 0b10: 173ns 0b11: 180ns
t_clk_przero	1:0	Typical DPHY clock lane HS_prepare + HS_zero timing	0b00: 306ns 0b01: 600ns 0b10: 900ns 0b11: 1200ns

**MIPI\_PHY2 (0x332)\***

MIPI Timing Configurations

BITFIELD	BITS	DESCRIPTION	DECODE
phy_Stdbyn	7:4	Put PHY into Standby mode if not used to save power.	0bXX0X: Put PHY1 in Standby mode 0bXX1X: Put PHY1 not in Standby mode
t_lpx	3:2	Typical DPHY T <sub>Lpx</sub> timing	0b00: 53.4ns 0b01: 106.7ns 0b10: 160ns 0b11: 213.4ns
t_hs_trail	1:0	Typical DPHY data lane HS_trail timing	0b00: 66.7ns + 8UI 0b01: 80ns + 8UI 0b10: 93.4ns + 8UI 0b11: 106.7ns + 8UI

**MIPI\_PHY3 (0x333)\***

MIPI Lane Swapping

BITFIELD	BITS	DESCRIPTION	DECODE
phy1_lane_map	7:4	Lane mapping for Data Lane 2 and 3	0bXX00: D2P/N is assigned to Data Lane 0 0bXX01: D2P/N is assigned to Data Lane 1 0bXX10: D2P/N is assigned to Data Lane 2 (default) 0bXX11: D2P/N is assigned to Data Lane 3 0b00XX: D3P/N is assigned to Data Lane 0 0b01XX: D3P/N is assigned to Data Lane 1 0b10XX: D3P/N is assigned to Data Lane 2 0b11XX: D3P/N is assigned to Data Lane 3 (default)
phy0_lane_map	3:0	Lane mapping for Data Lane 0 and 1	0bXX00: D0P/N is assigned to Data Lane 0 (default) 0bXX01: D0P/N is assigned to Data Lane 1 0bXX10: D0P/N is assigned to Data Lane 2 0bXX11: D3P/N is assigned to Data Lane 3 0b00XX: D1P/N is assigned to Data Lane 0 0b01XX: D1P/N is assigned to Data Lane 1 (default) 0b10XX: D1P/N is assigned to Data Lane 2 0b11XX: D1P/N is assigned to Data Lane 3

**MIPI\_PHY5 (0x335)\***

MIPI Timing and Polarity Configuration

BITFIELD	BITS	DESCRIPTION	DECODE
t_clk_prep	7:6	Typical DPHY clock lane HS_prepare timing See t_hs_prep (0x331) for MIPI data lane modification	0b00: 40ns 0b01: 46.7ns 0b10: 53.4ns 0b11: 60ns
phy1_pol_map	5:3	MIPI Clock and Data Lane 2/3 polarity configuration Normal: P - positive polarity Normal: N - negative polarity Swapped: P - negative polarity Swapped: N - positive polarity	0bXX0: Normal polarity D2P/N 0bXX1: Swapped polarity D2N/P 0bX0X: Normal polarity D3P/N 0bX1X: Swapped polarity D3N/P 0b0XX: Normal polarity CKP/N 0b1XX: Swapped polarity CKN/P
phy0_pol_map	2:0	MIPI Data Lane 0/1 polarity configuration Normal: P - positive polarity Normal: N - negative polarity Swapped: P - negative polarity Swapped: N - positive polarity	0bXX0: Normal polarity D0P/N 0bXX1: Swapped polarity D0N/P 0bX0X: Normal polarity D1P/N 0bX1X: Swapped polarity D1N/P 0b0XX: Reserved 0b1XX: Reserved

**MIPI\_PHY8 (0x338)**

MIPI Timing Configuration

BITFIELD	BITS	DESCRIPTION	DECODE
t_lpxesc	7:5	Typical DPHY T <sub>LPX</sub> timing in Escape mode	0b000: 66.67ns 0b001: 80ns 0b010: 100ns 0b011: 133ns 0b100: 200ns 0b101: 400ns 0b110: 1000ns 0b111: 2000ns

**MIPI\_PHY15 (0x33F)\***

MIPI Controller Reset

BITFIELD	BITS	DESCRIPTION	DECODE
RST_MIPI_TX_LO	1	MIPI Controller reset to initial set To enable, DP_RST_MIPI_CHK needs to be asserted To disable, write register to 0	0x0: Normal operation 0x1: Reset set MIPI controller - 0x577 include info

**MIPI\_PHY16 (0x340)\***

Tunnel Mode ECC and CRC/Video Overflow ERRB Reporting

BITFIELD	BITS	DESCRIPTION	DECODE
TUN_DATA_CRC_ERR_OEN	5	Tunnel mode - DPHY CSI CRC error reporting enable See TUN_DATA_CRC_ERR (0x341) for more info.	0x0: Disabled 0x1: Enabled
TUN_ECC_UNCORR_ERR_OEN	4	Tunnel mode - DPHY CSI ECC uncorrectable error reporting enable See TUN_ECC_UNCORR_ERR (0x341) for more info.	0x0: Disabled 0x1: Enabled
TUN_ECC_CORR_ERR_OEN	3	Tunnel mode - DPHY CSI ECC correctable error reporting enable See TUN_ECC_CORR_ERR (0x341) for more info.	0x0: Disabled 0x1: Enabled
VID_OVERFLOW_OEN	0	Enable reporting of video pipe overflow (VID_OVERFLOW) at ERRB pin See VID_OVERFLOW_FLAG (0x341) for more info.	0x0: Disabled 0x1: Enabled

**MIPI\_PHY17 (0x341)**

Tunnel Mode ECC and CRC/Video Overflow Errors (Refer to 0x442 to clear)

BITFIELD	BITS	DESCRIPTION	DECODE
TUN_DATA_CRC_ERR	5	For Tunneling mode, DPHY/CPHY data CRC errors  Combined for all MIPI PHYs. Read individual MIPI_TX STATUS registers to clear. The loss of video lock also clears this bit.	0b0: No Error 0b1: Error
TUN_ECC_UNCORR_ERR	4	For tunneling mode, uncorrectable errors on DPHY ECC or CPHY header CRC  Combined for all MIPI PHYs. Read individual MIPI_TX STATUS registers to clear. The loss of video lock also clears this bit.	0b0: No Error 0b1: Error
TUN_ECC_CORR_ERR	3	For tunneling mode, correctable errors on DPHY ECC or CPHY header CRC.  Combined for all MIPI PHYs. Read individual MIPI_TX STATUS registers to clear. The loss of video lock also clears this bit.	0b0: No Error 0b1: Error

BITFIELD	BITS	DESCRIPTION	DECODE
VID_OVERFLOW_FLAG	0	Combined error status of all video pipe overflow (VID_OVERFLOW) bits.  Read individual VID_OVERFLOW bits to clear.	0b0: No Error 0b1: Error

**MIPI\_PHY18 (0x342)**

BITFIELD	BITS	DESCRIPTION	DECODE
csi2_tx1_pkt_cnt	3:0	Packet Count sent out of CSI2 Controller 1.	0bXXXX: Number of packets out

**MIPI\_PHY20 (0x344)**

BITFIELD	BITS	DESCRIPTION	DECODE
phy1_pkt_cnt	7:4	Packet Count out of of MIPI PHY1	0bXXXX: Number of packets out

**MIPI\_PRBS\_0 (0x350)**

BITFIELD	BITS	DESCRIPTION	DECODE
MIPI_PRBS_EN_P1_LN1	7:6	PRBS Enable for PHY1 Lane 1 Eye Diagram	0x0: Disabled 0x1: PRBS 9 Enabled 0x2: PRBS 11 Enabled 0x3: PRBS 18 Enabled
MIPI_PRBS_EN_P1_LN0	5:4	PRBS Enable for PHY1 Lane 0 Eye Diagram	0x0: Disabled 0x1: PRBS 9 Enabled 0x2: PRBS 11 Enabled 0x3: PRBS 18 Enabled
MIPI_PRBS_EN_P0_LN1	3:2	PRBS Enable for PHY0 Lane 1 Eye Diagram	0x0: Disabled 0x1: PRBS 9 Enabled 0x2: PRBS 11 Enabled 0x3: PRBS 18 Enabled
MIPI_PRBS_EN_P0_LN0	1:0	PRBS Enable for PHY0 Lane 0 Eye Diagram	0x0: Disabled 0x1: PRBS 9 Enabled 0x2: PRBS 11 Enabled 0x3: PRBS 18 Enabled

**FSYNC\_0 (0x3E0)\***

MFP FSYNC Output

BITFIELD	BITS	DESCRIPTION	DECODE
FSYNC_OUT_PIN	5	Select pin to output frame sync signal (effective only when FSYNC_MODE = 01) See MFP priority table to confirm FSYNC has proper priority.	0x0: MFP0 0x1: MFP2

BITFIELD	BITS	DESCRIPTION	DECODE
FSYNC_MODE	3:2	MFP Frame Sync Generation Enable	<b>GMSL1</b> 0b00: Frame sync generation is on. FSYNC pin is High-Z. 0b01: Frame sync generation is on. FSYNC pin drives a subordinate device. 0b10: Frame sync generation is off. FSYNC pin is driven by a main device. 0b11: Frame sync generation is off. GPI-to-GPO channel can be used for frame sync. <b>GMSL2</b> 0b00: Frame sync generation is on. GPIO is not used as FSYNC output. 0b01: Frame sync generation is on. GPIO is used as FSYNC output and drives a subordinate device. 0b10: Frame sync generation is off. GPIO is not used as FSYNC output. 0b11: Frame sync generation is off. GPIO is not used as FSYNC output.
FSYNC_METHOD	1:0	Frame Sync Method Auto: Adjusts FSYNC timing based on VSYNC signals Manual: Does not rely on VSYNC signal to generate FSYNC timing	0b00: Manual 0b01: Reserved 0b10: Auto 0b11: Reserved

**FSYNC\_1 (0x3E1)\***

FSYNC to VSYNC Period

BITFIELD	BITS	DESCRIPTION	DECODE
FSYNC_PERIOD_DIV	3:0	FSYNC to VSYNC output ratio - works only when FSYNC_MODE = 0b00/0b01. FSYNC waits for the specified VSYNC periods to output FSYNC signal.	0x0: 1 0x1: 2 0x2: 3 0x3: 6 0x4: 8 0x5: 10 0x6: 12 0x7: 16 0x8: 20 0x9: 24 0xA: 32 0xB: 48 0xC: 64 0xD: 80 0xE: 96 0xF: 128

**FSYNC\_2 (0x3E2)\***

Video Pipe FSYNC Generation

BITFIELD	BITS	DESCRIPTION	DECODE
MST_LINK_SEL	7:5	MAIN link select for FSYNC generation MUST SET to 0b001 - Pipe Y. Currently set to RSVD configuration	0b000: RSVD 0b001: Pipe Y 0b010: RSVD 0b011: RSVD 0b100: RSVD 0b101: RSVD (default) 0b110: RSVD 0b111: RSVD

**FSYNC\_5 (0x3E5)\***

FSYNC Manual Mode Low Byte

BITFIELD	BITS	DESCRIPTION	DECODE
FSYNC_PERIOD_L	7:0	MST_LINK_SEL (0x3E2): When set to Pipe Y, PCLK source = PCLK from serializer. FS_USE_XTAL (0x3EF): Enable to source crystal for FYSNC generation, is based on the 25MHz crystal frequency.	0xXX: Low byte of PCLK cycles in frame period

**FSYNC\_6 (0x3E6)\***

FSYNC Manual Mode Middle Byte

BITFIELD	BITS	DESCRIPTION	DECODE
FSYNC_PERIOD_M	7:0	MST_LINK_SEL (0x3E2): When set to Pipe Y, PCLK source = PCLK from serializer. FS_USE_XTAL (0x3EF): Enable to source crystal for FYSNC generation, is based on the 25MHz crystal frequency.	0xXX: Middle byte of PCLK cycles in frame period

**FSYNC\_7 (0x3E7)\***

FSYNC Manual Mode High Byte

BITFIELD	BITS	DESCRIPTION	DECODE
FSYNC_PERIOD_H	7:0	MST_LINK_SEL (0x3E2): When set to Pipe Y, PCLK source = PCLK from serializer. FS_USE_XTAL (0x3EF): Enable to source crystal for FYSNC generation, is based on the 25MHz crystal frequency.	0xXX: High byte of PCLK cycles in frame period

**FSYNC\_15 (0x3EF)**

FSYNC GMSL and Clock Source Selection

BITFIELD	BITS	DESCRIPTION	DECODE
FS_GPIO_TYPE	7	Select the type of FSYNC signal to output from GPIO This bit is not automatically set.	0x0: GSML1 type 0x1: GMSL2 type
FS_USE_XTAL	6	Enable crystal/oscillator clock for generating frame sync signal. This bit, when enabled, overrides incoming video PCLK to use a 25MHz clock source for FSYNC generation.	0x0: Disabled 0x1: Enabled

[FSYNC\\_17 \(0x3F1\)](#)

FSYNC GPIO ID and FSYNC Error Threshold

BITFIELD	BITS	DESCRIPTION	DECODE
FSYNC_TX_ID	7:3	GPIO ID used for transmitting FSYNC signal to serializer used only in GMSL2 mode. Do not conflict with other GPIO IDs.	0bXXXXX: GPIO ID
FSYNC_ERR_THR	2:0	Frame Sync Error Threshold Reporting FSYNC_ERR_FLAG is asserted when FSYNC_ERR_CNT (0x3F0) ≥ FSYNC_ERR_THR.	0bXXX: Frame sync error reporting threshold

[FSYNC\\_22 \(0x3F6\)](#)

FSYNC LOCK

BITFIELD	BITS	DESCRIPTION	DECODE
FSYNC_LOSS_OF_LOCK	7	Frame Synchronization Lost Lock Flag Cleared when read.	0b0: Frame sync lock not lost 0b1: Frame sync lock lost
FSYNC_LOCKED	6	Frame Synchronization Lock Flag	0b0: Frame sync not locked 0b1: Frame sync locked

[MIPI\\_TX1 \(0x441\)\\*](#)

MIPI Frame ID Short Packet

BITFIELD	BITS	DESCRIPTION	DECODE
MODE	7:0	MIPI Tx Mode Bits 7:1: RSVD Bit 0: Enables MIPI Frame ID to Frame Start and Frame End short packet	0bXXXXXXXX0: Disable MIPI VS short packet counter 0bXXXXXXXX1: Enable MIPI VS short packet counter

[MIPI\\_TX2 \(0x442\)](#)

Individual MIPI PHY Status (Refer to 0x342 for overall)

BITFIELD	BITS	DESCRIPTION	DECODE
STATUS	7:0	MIPI Tx Status  The register is split into decode segments: bit[0] SYNC mode enable. bit[1] Video sync flag bit[2] Loss of video sync flag bit[3] Tunneling mode: DPHY ECC or CPHY header CRC error (correctable) bit[4] Tunneling mode: DPHY ECC or CPHY header CRC error (uncorrectable) bit[5] Tunneling mode: DPHY/CPHY data CRC error	0bXXXXXXXX0: SYNC mode disabled 0bXXXXXXXX1: SYNC mode enabled 0bXXXXXXXX0X: Video channels not in-sync 0bXXXXXXXX1X: Video channels in-sync 0bXXXXX0XX: No loss of video sync 0bXXXXX1XX: Video sync lost after last read of this register or RESET. 0bXXXX0XXX: No tunneling ECC correctable error 0bXXXX1XXX: Tunneling ECC correctable error after last read of this register or RESET. 0bXXX0XXXX: No tunneling ECC uncorrectable error 0bXXX1XXXX: Tunneling ECC uncorrectable error after last read of this register or RESET. 0bXX0XXXXX: No tunneling data CRC error 0bXX1XXXXX: Tunneling data CRC error after last read of this register or RESET.

[MIPI\\_TX3 \(0x443\)](#)

MIPI Initial Deskew Calibration

BITFIELD	BITS	DESCRIPTION	DECODE
DESKEW_IN IT	7:0	<p>DPHY Deskew Initial Calibration Control</p> <p>The register is split into six decode segments:  bit[7] Selects auto-initial deskew calibration on or off  bit[6] Reserved  bit[5] Any bit change initiates an initial calibration if bit 4 = 1  bit[4] Selects manual initial on or off  bit[3] Reserved  bits[2:0] Selects initial deskew width.</p>	<p>0bXXXXX000: Reserved  0bXXXXX001: Initial deskew width = 2 x 32k UI - (t<sub>lpx</sub>+t<sub>hs_przero</sub>)[UI] - 16 UI  0bXXXXX010: Initial deskew width = 3 x 32k UI - (t<sub>lpx</sub>+t<sub>hs_przero</sub>)[UI] - 16 UI  0bXXXXX011: Initial deskew width = 4 x 32k UI - (t<sub>lpx</sub>+t<sub>hs_przero</sub>)[UI] - 16 UI  0bXXXXX100: Initial deskew width = 5 x 32k UI - (t<sub>lpx</sub>+t<sub>hs_przero</sub>)[UI] - 16 UI  0bXXXXX101: Initial deskew width = 6 x 32k UI - (t<sub>lpx</sub>+t<sub>hs_przero</sub>)[UI] - 16 UI  0bXXXXX110: Initial deskew width = 7 x 32k UI - (t<sub>lpx</sub>+t<sub>hs_przero</sub>)[UI] - 16 UI  0bXXXXX111: Initial deskew width = 8 x 32k UI - (t<sub>lpx</sub>+t<sub>hs_przero</sub>)[UI] - 16 UI  0bXXXX0XXX: Reserved  0bXXXX1XXX: Reserved  0bXXX0XXXX: Manual initial off  0bXXX1XXXX: Manual initial on  0bXX0XXXXX: If bit 4 = 1, triggers one-time immediate initial skew calibration  0bXX1XXXXX: If bit 4 = 1, triggers one-time immediate initial skew calibration  0bX0XXXXXX: Reserved  0bX1XXXXXX: Reserved  0b0XXXXXXX: Auto initial deskew off  0b1XXXXXXX: Auto initial deskew on</p>

[MIPI\\_TX4 \(0x444\)](#)

MIPI Periodic Deskew Calibration

BITFIELD	BITS	DESCRIPTION	DECODE
DESKEW_P ER	7:0	<p>DPHY Periodic Deskew Calibration Control</p> <p>The register is split into four decode segments:  bit[7] Selects periodic deskew calibration on or off  bit[6] Selects generation on rising or falling edge of VS  bits[5:3] Selects periodic interval  bits[2:0] Selects periodic deskew width.</p>	<p>0bXXXXX000: Reserved  0bXXXXX001: Periodic deskew width = 2k UI - (t<sub>lpx</sub>+t<sub>hs_przero</sub>)[UI] - 16 UI  0bXXXXX010: Periodic deskew width = 3k UI - (t<sub>lpx</sub>+t<sub>hs_przero</sub>)[UI] - 16 UI  0bXXXXX011: Periodic deskew width = 4k UI - (t<sub>lpx</sub>+t<sub>hs_przero</sub>)[UI] - 16 UI  0bXXXXX100: Periodic deskew width = 5k UI - (t<sub>lpx</sub>+t<sub>hs_przero</sub>)[UI] - 16 UI  0bXXXXX101: Periodic deskew width = 6k UI - (t<sub>lpx</sub>+t<sub>hs_przero</sub>)[UI] - 16 UI  0bXXXXX110: Periodic deskew width = 7k UI - (t<sub>lpx</sub>+t<sub>hs_przero</sub>)[UI] - 16 UI  0bXXXXX111: Periodic deskew width = 8k UI - (t<sub>lpx</sub>+t<sub>hs_przero</sub>)[UI] - 16 UI  0bXX000XXX: Periodic deskew calibration generated every frame  0bXX001XXX: Periodic deskew calibration generated every 2 frames  0bXX010XXX: Periodic deskew calibration generated every 4 frames  0bXX011XXX: Periodic deskew calibration generated every 8 frames  0bXX100XXX: Periodic deskew calibration generated every 16 frames  0bXX101XXX: Periodic deskew calibration generated every 32 frames  0bXX110XXX: Periodic deskew calibration generated every 64 frames  0bXX111XXX: Periodic deskew calibration generated every 128 frames  0bX0XXXXXX: Periodic deskew calibration generated at rising edge of VS  0bX1XXXXXX: Periodic deskew calibration generated at falling edge of VS  0b0XXXXXXX: Periodic deskew calibration off  0b1XXXXXXX: Periodic deskew calibration on</p>

**MIPI\_TX5 (0x445)**

CSI Tpre Data Adjustment

BITFIELD	BITS	DESCRIPTION	DECODE
CSI2_T_PRE	7:0	Number of MIPI byte clocks to wait before enabling HS data	0xXX: Number of MIPI byte clocks

**MIPI\_TX10 (0x44A)\***

MIPI Number of Data Lanes, VC Extension, CSI Wakeup (high bits)

BITFIELD	BITS	DESCRIPTION	DECODE
CSI2_LANE_CNT	7:6	Set number of MIPI data lanes	<p>0b00: One data lane  0b01: Two data lanes  0b10: Three data lanes  0b11: Four data lanes</p>
CSI_VCX_EN	3	Enable VC Extension	<p>0x0: Extended VC not supported  0x1: Extended VC supported</p>

[MIPI\\_TX11 \(0x44B\)\\*](#)

DST and SRC for Mapping for VC and Data Type 0-7

BITFIELD	BITS	DESCRIPTION	DECODE
MAP_EN_L	7:0	<p>Mapping Enable Low Byte [7:0]</p> <p>Each bit enables one of eight mapping and distribution entries (defined in MAP_SRC_x, MAP_DST_x, and MAP_DPHY_DST_x) for the current video stream.</p> <p>Non-matched virtual channel (VC) and data types (DT) pass to the corresponding CSI2 controller.</p>	<p>0xX1: Enable MAP_SRC_0 (0x44D) and MAP_DST_0 (0x44E) bitfields</p> <p>0xX2: Enable MAP_SRC_1 (0x44F) and MAP_DST_1 (0x450) bitfields</p> <p>0xX4: Enable MAP_SRC_2 (0x451) and MAP_DST_2 (0x452) bitfields</p> <p>0xX8: Enable MAP_SRC_3 (0x453) and MAP_DST_3 (0x454) bitfields</p> <p>0x1X: Enable MAP_SRC_4 (0x455) and MAP_DST_4 (0x456) bitfields</p> <p>0x2X: Enable MAP_SRC_5 (0x457) and MAP_DST_5 (0x458) bitfields</p> <p>0x4X: Enable MAP_SRC_6 (0x459) and MAP_DST_6 (0x45A) bitfields</p> <p>0x8X: Enable MAP_SRC_7 (0x45B) and MAP_DST_7 (0x45C) bitfields</p>

[MIPI\\_TX12 \(0x44C\)\\*](#)

DST and SRC for Mapping for VC and Data Type 0-7

BITFIELD	BITS	DESCRIPTION	DECODE
MAP_EN_H	7:0	<p>Mapping Enable High Byte [15:8]</p> <p>Each bit enables one of eight mapping and distribution entries (defined in MAP_SRC_x, MAP_DST_x and MAP_DPHY_DST_x) for the current video stream.</p> <p>Non-matched virtual channel (VC) and data types (DT) pass to the corresponding CSI2 controller.</p>	<p>ValueEnumerationDecode</p> <p>0xX1: Enable MAP_SRC_8 (0x45D) and MAP_DST_8 (0x45E) bitfields</p> <p>0xX2: Enable MAP_SRC_9 (0x45F) and MAP_DST_9 (0x460) bitfields</p> <p>0xX4: Enable MAP_SRC_10 (0x461) and MAP_DST_10 (0x462) bitfields</p> <p>0xX8: Enable MAP_SRC_11 (0x463) and MAP_DST_11 (0x464) bitfields</p> <p>0x1X: Enable MAP_SRC_12 (0x465) and MAP_DST_12 (0x466) bitfields</p> <p>0x2X: Enable MAP_SRC_13 (0x467) and MAP_DST_13 (0x468) bitfields</p> <p>0x4X: Enable MAP_SRC_14 (0x469) and MAP_DST_14 (0x46A) bitfields</p> <p>0x8X: Enable MAP_SRC_15 (0x46B) and MAP_DST_15 (0x46C) bitfields</p>

[MIPI\\_TX13 \(0x44D\)\\*](#)

VC and DT Source Mapping 0

BITFIELD	BITS	DESCRIPTION	DECODE
MAP_SRC_0	7:0	<p>Source DT and VC (present in the corresponding pipe) mapped to the corresponding destination DT and VC and routed to the PHY configured in MIPI_TX45-48.</p>	<p>Bit [7:6]: Virtual channel</p> <p>Bit [5:0]: Data type</p>

[MIPI\\_TX14 \(0x44E\)\\*](#)

VC and DT Destination Mapping 0

BITFIELD	BITS	DESCRIPTION	DECODE
MAP_DST_0	7:0	Destination DT and VC that is routed to the PHY configured in MIPI_TX45-48.	Bit [7:6]: Virtual channel Bit [5:0]: Data type

**MIPI\_TX15 (0x44F)\***

VC and DT Source Mapping 1

BITFIELD	BITS	DESCRIPTION	DECODE
MAP_SRC_1	7:0	Source DT and VC (present in the corresponding pipe) mapped to the corresponding destination DT and VC and routed to the PHY configured in MIPI_TX45-48.	Bit [7:6]: Virtual channel Bit [5:0]: Data type

**MIPI\_TX16 (0x450)\***

VC and DT Destination Mapping 1

BITFIELD	BITS	DESCRIPTION	DECODE
MAP_DST_1	7:0	Destination DT and VC routed to the PHY configured in MIPI_TX45-48.	Bit [7:6]: Virtual channel Bit [5:0]: Data type

**MIPI\_TX17 (0x451)\***

VC and DT Source Mapping 2

BITFIELD	BITS	DESCRIPTION	DECODE
MAP_SRC_2	7:0	Source DT and VC (present in the corresponding pipe) mapped to the corresponding destination DT and VC and routed to the PHY configured in MIPI_TX45-48.	Bit [7:6]: Virtual channel Bit [5:0]: Data type

**MIPI\_TX18 (0x452)\***

VC and DT Destination Mapping 2

BITFIELD	BITS	DESCRIPTION	DECODE
MAP_DST_2	7:0	Destination DT and VC routed to the PHY configured in MIPI_TX45-48.	Bit [7:6]: Virtual channel Bit [5:0]: Data type

**MIPI\_TX19 (0x453)\***

VC and DT Source Mapping 3

BITFIELD	BITS	DESCRIPTION	DECODE
MAP_SRC_3	7:0	Source DT and VC (present in the corresponding pipe) mapped to the corresponding destination DT and VC and routed to the PHY configured in MIPI_TX45-48.	Bit [7:6]: Virtual channel Bit [5:0]: Data type

**MIPI\_TX20 (0x454)\***

VC and DT Destination Mapping 3

BITFIELD	BITS	DESCRIPTION	DECODE
MAP_DST_3	7:0	Destination DT and VC routed to the PHY configured in MIPI_TX45-48.	Bit [7:6]: Virtual channel Bit [5:0]: Data type

**MIPI\_TX21 (0x455)**

VC and DT Source Mapping 4

BITFIELD	BITS	DESCRIPTION	DECODE
MAP_SRC_4	7:0	Source DT and VC (present in the corresponding pipe) mapped to the corresponding destination DT and VC and routed to the PHY configured in MIPI_TX45-48.	Bit [7:6]: Virtual channel Bit [5:0]: Data type

**MIPI\_TX22 (0x456)**

VC and DT Destination Mapping 4

BITFIELD	BITS	DESCRIPTION	DECODE
MAP_DST_4	7:0	Destination DT and VC routed to the PHY configured in MIPI_TX45-48.	Bit [7:6]: Virtual channel Bit [5:0]: Data type

**MIPI\_TX23 (0x457)**

VC and DT Source Mapping 5

BITFIELD	BITS	DESCRIPTION	DECODE
MAP_SRC_5	7:0	Source DT and VC (present in the corresponding pipe) mapped to the corresponding destination DT and VC and routed to the PHY configured in MIPI_TX45-48.	Bit [7:6]: Virtual channel Bit [5:0]: Data type

**MIPI\_TX24 (0x458)**

VC and DT Destination Mapping 5

BITFIELD	BITS	DESCRIPTION	DECODE
MAP_DST_5	7:0	Destination DT and VC routed to the PHY configured in MIPI_TX45-48.	Bit [7:6]: Virtual channel Bit [5:0]: Data type

**MIPI\_TX25 (0x459)**

VC and DT Source Mapping 6

BITFIELD	BITS	DESCRIPTION	DECODE
MAP_SRC_6	7:0	Source DT and VC (present in the corresponding pipe) mapped to the corresponding destination DT and VC and routed to the PHY configured in MIPI_TX45-48.	Bit [7:6]: Virtual channel Bit [5:0]: Data type

**MIPI\_TX26 (0x45A)**

VC and DT Destination Mapping 6

<b>BITFIELD</b>	<b>BITS</b>	<b>DESCRIPTION</b>	<b>DECODE</b>
MAP_DST_6	7:0	Destination DT and VC routed to the PHY configured in MIPI_TX45-48.	Bit [7:6]: Virtual channel Bit [5:0]: Data type

**MIPI\_TX27 (0x45B)**

VC and DT Source Mapping 7

<b>BITFIELD</b>	<b>BITS</b>	<b>DESCRIPTION</b>	<b>DECODE</b>
MAP_SRC_7	7:0	Source DT and VC (present in the corresponding pipe) mapped to the corresponding destination DT and VC and routed to the PHY configured in MIPI_TX45-48.	Bit [7:6]: Virtual channel Bit [5:0]: Data type

**MIPI\_TX28 (0x45C)**

VC and DT Destination Mapping 7

<b>BITFIELD</b>	<b>BITS</b>	<b>DESCRIPTION</b>	<b>DECODE</b>
MAP_DST_7	7:0	Destination DT and VC routed to the PHY configured in MIPI_TX45-48.	Bit [7:6]: Virtual channel Bit [5:0]: Data type

**MIPI\_TX29 (0x45D)**

VC and DT Source Mapping 8

<b>BITFIELD</b>	<b>BITS</b>	<b>DESCRIPTION</b>	<b>DECODE</b>
MAP_SRC_8	7:0	Source DT and VC (present in the corresponding pipe) mapped to the corresponding destination DT and VC and routed to the PHY configured in MIPI_TX45-48.	Bit [7:6]: Virtual channel Bit [5:0]: Data type

**MIPI\_TX30 (0x45E)**

VC and DT Destination Mapping 8

<b>BITFIELD</b>	<b>BITS</b>	<b>DESCRIPTION</b>	<b>DECODE</b>
MAP_DST_8	7:0	Destination DT and VC routed to the PHY configured in MIPI_TX45-48.	Bit [7:6]: Virtual channel Bit [5:0]: Data type

**MIPI\_TX31 (0x45F)**

VC and DT Source Mapping 9

<b>BITFIELD</b>	<b>BITS</b>	<b>DESCRIPTION</b>	<b>DECODE</b>
MAP_SRC_9	7:0	Source DT and VC (present in the corresponding pipe) mapped to the corresponding destination DT and VC and routed to the PHY configured in MIPI_TX45-48.	Bit [7:6]: Virtual channel Bit [5:0]: Data type

**MIPI\_TX32 (0x460)**

VC and DT Destination Mapping 9

BITFIELD	BITS	DESCRIPTION	DECODE
MAP_DST_9	7:0	Destination DT and VC routed to the PHY configured in MIPI_TX45-48.	Bit [7:6]: Virtual channel Bit [5:0]: Data type

**MIPI\_TX33 (0x461)**

VC and DT Source Mapping 10

BITFIELD	BITS	DESCRIPTION	DECODE
MAP_SRC_1 0	7:0	Source DT and VC (present in the corresponding pipe) mapped to the corresponding destination DT and VC and routed to the PHY configured in MIPI_TX45-48.	Bit [7:6]: Virtual channel Bit [5:0]: Data type

**MIPI\_TX34 (0x462)**

VC and DT Destination Mapping 10

BITFIELD	BITS	DESCRIPTION	DECODE
MAP_DST_1 0	7:0	Destination DT and VC routed to the PHY configured in MIPI_TX45-48.	Bit [7:6]: Virtual channel Bit [5:0]: Data type

**MIPI\_TX35 (0x463)**

VC and DT Source Mapping 11

BITFIELD	BITS	DESCRIPTION	DECODE
MAP_SRC_1 1	7:0	Source DT and VC (present in the corresponding pipe) mapped to the corresponding destination DT and VC and routed to the PHY configured in MIPI_TX45-48.	Bit [7:6]: Virtual channel Bit [5:0]: Data type

**MIPI\_TX36 (0x464)**

VC and DT Destination Mapping 11

BITFIELD	BITS	DESCRIPTION	DECODE
MAP_DST_1 1	7:0	Destination DT and VC routed to the PHY configured in MIPI_TX45-48.	Bit [7:6]: Virtual channel Bit [5:0]: Data type

**MIPI\_TX37 (0x465)**

VC and DT Source Mapping 12

BITFIELD	BITS	DESCRIPTION	DECODE
MAP_SRC_1 2	7:0	Source DT and VC (present in the corresponding pipe) mapped to the corresponding destination DT and VC and routed to the PHY configured in MIPI_TX45-48.	Bit [7:6]: Virtual channel Bit [5:0]: Data type

**MIPI\_TX38 (0x466)**

VC and DT Destination Mapping 12

BITFIELD	BITS	DESCRIPTION	DECODE
MAP_DST_1 2	7:0	Destination DT and VC routed to the PHY configured in MIPI_TX45-48.	Bit [7:6]: Virtual channel Bit [5:0]: Data type

[MIPI\\_TX39 \(0x467\)](#)

VC and DT Source Mapping 13

BITFIELD	BITS	DESCRIPTION	DECODE
MAP_SRC_1 3	7:0	Source DT and VC (present in the corresponding pipe) mapped to the corresponding destination DT and VC and routed to the PHY configured in MIPI_TX45-48.	Bit [7:6]: Virtual channel Bit [5:0]: Data type

[MIPI\\_TX40 \(0x468\)](#)

VC and DT Destination Mapping 13

BITFIELD	BITS	DESCRIPTION	DECODE
MAP_DST_1 3	7:0	Destination DT and VC routed to the PHY configured in MIPI_TX45-48.	Bit [7:6]: Virtual channel Bit [5:0]: Data type

[MIPI\\_TX41 \(0x469\)](#)

VC and DT Source Mapping 14

BITFIELD	BITS	DESCRIPTION	DECODE
MAP_SRC_1 4	7:0	Source DT and VC (present in the corresponding pipe) mapped to the corresponding destination DT and VC and routed to the PHY configured in MIPI_TX45-48.	Bit [7:6]: Virtual channel Bit [5:0]: Data type

[MIPI\\_TX42 \(0x46A\)](#)

VC and DT Destination Mapping 14

BITFIELD	BITS	DESCRIPTION	DECODE
MAP_DST_1 4	7:0	Destination DT and VC routed to the PHY configured in MIPI_TX45-48.	Bit [7:6]: Virtual channel Bit [5:0]: Data type

[MIPI\\_TX43 \(0x46B\)](#)

VC and DT Source Mapping 15

BITFIELD	BITS	DESCRIPTION	DECODE
MAP_SRC_1 5	7:0	Source DT and VC (present in the corresponding pipe) mapped to the corresponding destination DT and VC and routed to the PHY configured in MIPI_TX45-48.	Bit [7:6]: Virtual channel Bit [5:0]: Data type

[MIPI\\_TX44 \(0x46C\)](#)

VC and DT Destination Mapping 15

BITFIELD	BITS	DESCRIPTION	DECODE
MAP_DST_1 5	7:0	Destination DT and VC routed to the PHY configured in MIPI_TX45-48.	Bit [7:6]: Virtual channel Bit [5:0]: Data type

**MIPI\_TX45 (0x46D)\***

Controller 1 Mapping of DST and SRC 0-3

BITFIELD	BITS	DESCRIPTION	DECODE
MAP_DPHY_DEST_3	7:6	Destination DT and VC routed to the PHY configured in MIPI_TX45-48.	0b00: Reserved 0b01: Map to Controller 1 0b10: Reserved 0b11: Reserved
MAP_DPHY_DEST_2	5:4	Destination DT and VC routed to the PHY configured in MIPI_TX45-48.	0b00: Reserved 0b01: Map to Controller 1 0b10: Reserved 0b11: Reserved
MAP_DPHY_DEST_1	3:2	Destination DT and VC routed to the PHY configured in MIPI_TX45-48.	0b00: Reserved 0b01: Map to Controller 1 0b10: Reserved 0b11: Reserved
MAP_DPHY_DEST_0	1:0	Destination DT and VC routed to the PHY configured in MIPI_TX45-48.	0b00: Reserved 0b01: Map to Controller 1 0b10: Reserved 0b11: Reserved

**MIPI\_TX46 (0x46E)\***

Controller 1 Mapping of DST and SRC 7-4

BITFIELD	BITS	DESCRIPTION	DECODE
MAP_DPHY_DEST_7	7:6	Destination DT and VC routed to the PHY configured in MIPI_TX45-48.	0b00: Reserved 0b01: Map to Controller 1 0b10: Reserved 0b11: Reserved
MAP_DPHY_DEST_6	5:4	Destination DT and VC routed to the PHY configured in MIPI_TX45-48.	0b00: Reserved 0b01: Map to Controller 1 0b10: Reserved 0b11: Reserved
MAP_DPHY_DEST_5	3:2	Destination DT and VC routed to the PHY configured in MIPI_TX45-48.	0b00: Reserved 0b01: Map to Controller 1 0b10: Reserved 0b11: Reserved
MAP_DPHY_DEST_4	1:0	Destination DT and VC routed to the PHY configured in MIPI_TX45-48.	0b00: Reserved 0b01: Map to Controller 1 0b10: Reserved 0b11: Reserved

**MIPI\_TX47 (0x46F)\***

Controller 1 Mapping of DST and SRC 11-8

BITFIELD	BITS	DESCRIPTION	DECODE
MAP_DPHY_DEST_11	7:6	Destination DT and VC routed to the PHY configured in MIPI_TX45-48.	0b00: Reserved 0b01: Map to Controller 1 0b10: Reserved 0b11: Reserved

BITFIELD	BITS	DESCRIPTION	DECODE
MAP_DPHY_DEST_10	5:4	Destination DT and VC routed to the PHY configured in MIPI_TX45-48.	0b00: Reserved 0b01: Map to Controller 1 0b10: Reserved 0b11: Reserved
MAP_DPHY_DEST_9	3:2	Destination DT and VC routed to the PHY configured in MIPI_TX45-48.	0b00: Reserved 0b01: Map to Controller 1 0b10: Reserved 0b11: Reserved
MAP_DPHY_DEST_8	1:0	Destination DT and VC routed to the PHY configured in MIPI_TX45-48.	0b00: Reserved 0b01: Map to Controller 1 0b10: Reserved 0b11: Reserved

**MIPI\_TX48 (0x470)\***

Controller 1 Mapping of DST and SRC 15-12

BITFIELD	BITS	DESCRIPTION	DECODE
MAP_DPHY_DEST_15	7:6	Destination DT and VC routed to the PHY configured in MIPI_TX45-48.	0b00: Reserved 0b01: Map to Controller 1 0b10: Reserved 0b11: Reserved
MAP_DPHY_DEST_14	5:4	Destination DT and VC routed to the PHY configured in MIPI_TX45-48.	0b00: Reserved 0b01: Map to Controller 1 0b10: Reserved 0b11: Reserved
MAP_DPHY_DEST_13	3:2	Destination DT and VC routed to the PHY configured in MIPI_TX45-48.	0b00: Reserved 0b01: Map to Controller 1 0b10: Reserved 0b11: Reserved
MAP_DPHY_DEST_12	1:0	Destination DT and VC routed to the PHY configured in MIPI_TX45-48.	0b00: Reserved 0b01: Map to Controller 1 0b10: Reserved 0b11: Reserved

**MIPI\_TX50 (0x472)**

VC Periodic Deskew Adjustment

BITFIELD	BITS	DESCRIPTION	DECODE
SKEW_PER_SEL	7:0	<p>Periodic Deskew Select Register</p> <p>The register is split into three decode segments:  bit[7]: Select periodic deskew calibration for one or all virtual channels  bits[6:5]: Reserved  bits[4:0]: Virtual channel to generate periodic deskew calibration when only 1 channel is selected by bit 7</p>	0b0XXXXXXX: Generate periodic calibration deskew calibration on all Virtual Channels 0b1XXX0000: Periodic deskew calibration generated by Virtual Channel 0 0b1XXX0001: Periodic deskew calibration generated by Virtual Channel 1 0b1XXX0010: Periodic deskew calibration generated by Virtual Channel 2 0b1XXX0011: Periodic deskew calibration generated by Virtual Channel 3 0b1XXX0100: Periodic deskew calibration generated by Virtual Channel 4 0b1XXX0101: Periodic deskew calibration generated by Virtual Channel 5 0b1XXX0110: Periodic deskew calibration generated by Virtual Channel 6 0b1XXX0111: Periodic deskew calibration generated by Virtual Channel 7 0b1XXX1000: Periodic deskew calibration generated by Virtual Channel 8 0b1XXX1001: Periodic deskew calibration generated by Virtual Channel 9 0b1XXX1010: Periodic deskew calibration generated by Virtual Channel 10 0b1XXX1011: Periodic deskew calibration generated by Virtual Channel 11 0b1XXX1100: Periodic deskew calibration generated by Virtual Channel 12 0b1XXX1101: Periodic deskew calibration generated by Virtual Channel 13 0b1XXX1110: Periodic deskew calibration generated by Virtual Channel 14 0b1XXX1111: Periodic deskew calibration generated by Virtual Channel 15

**MIPI TX51 (0x473)\***

Data Type Memory Mapping and VS Frame Wait (TUN Mode)

BITFIELD	BITS	DESCRIPTION	DECODE
TUN_WAIT_VS_START	7:5	Number of VS frames to wait before sending MIPI packet  Used for Tunnel mode only.	0x0: No wait Others: Number of frames to wait
ALT2_MEM_MAP8	4	Alternative memory read mapping enable for 8-bit DT when sharing the same video pipe with RAW16	0b0: Disabled 0b1: Enabled
MODE_DT	3	Select 24-bit mode for user-defined data types See data sheet for more information	0b0: Disabled 0b1: Enabled
ALT_MEM_MAP10	2	Alternative memory map enable for 10-bit DT	0b0: Disabled 0b1: Enabled
ALT_MEM_MAP8	1	Alternative memory map enable for 8-bit DT	0b0: Disabled 0b1: Enabled
ALT_MEM_MAP12	0	Alternative memory map enable for 12-bit DT	0b0: Disabled 0b1: Enabled

[MIPI\\_TX52 \(0x474\)\\*](#)

Deskew CSI Tunnel Mode Adjustment and TUN Mode Enable

BITFIELD	BITS	DESCRIPTION	DECODE
TUN_NO_C ORR	7	Do not enable header error correction in Tunneling mode	0b0: Tunneling error correction enabled 0b1: Tunneling error correction disabled
DESKEW_T UN	6:5	Deskew Mode for CSI2 Tunneling	0b00: Periodic deskew using deserializer DESKEW_PER register 0b01: Periodic deskew follows what Serializer receives with small offset adjustment by DESKEW_TUN_OFFSET. 0b10: Periodic deskew occurrence follows Serializer but width determined by register DESKEW_PER 0b11: Reserved
TUN_EN	0	Tunneling Enable  The configuration pin 1 sets this value initially, and further register writes to this register changes the value.	0b0: Tunneling disabled 0b1: Tunneling enabled

[MIPI\\_TX54 \(0x476\)\\*](#)

Tunnel Mode MIPI Memory Read Adjustment

BITFIELD	BITS	DESCRIPTION	DECODE
TUN_PKT_S TART_ADDR	7:0	Specifies the start address of the long packet in Tunneling mode. 0x00: 0x01: 0xFF: MIPI outputs the packet after 32640 bytes are written to memory. Advanced feature - Consult factory for usage.	0x00: Disabled. The MIPI does not output the packet until the whole video line is written to memory. 0x01: MIPI outputs the packet after 128 bytes are written to memory. ... 0xFF: MIPI outputs the packet after 32,640 bytes are written to memory.

[MIPI\\_TX\\_EXT0 \(0x510\)](#)

Extended Virtual Channels for SRC and DST 0

BITFIELD	BITS	DESCRIPTION
MAP_SRC_0_H	7:5	Extended bits of Virtual channel This bit gets combined with the 0x44D whenever extended Virtual channel is enabled, CSI_VCX_EN (0x44A).
MAP_DST_0_H	4:2	Extended bits of Virtual channel This bit gets combined with the 0x44D whenever extended Virtual channel is enabled, CSI_VCX_EN (0x44A).

[MIPI\\_TX\\_EXT1 \(0x511\)](#)

Extended Virtual Channels for SRC and DST 1

BITFIELD	BITS	DESCRIPTION
MAP_SRC_1_H	7:5	Extended bits of Virtual channel This bit gets combined with the 0x44D whenever extended Virtual channel is enabled, CSI_VCX_EN (0x44A).

BITFIELD	BITS	DESCRIPTION
MAP_DST_1_H	4:2	Extended bits of Virtual channel This bit gets combined with the 0x44D whenever extended Virtual channel is enabled, CSI_VCX_EN (0x44A).

#### MIPI\_TX\_EXT2 (0x512)

Extended Virtual Channels for SRC and DST 2

BITFIELD	BITS	DESCRIPTION
MAP_SRC_2_H	7:5	Extended bits of Virtual channel This bit gets combined with the 0x44D whenever extended Virtual channel is enabled, CSI_VCX_EN (0x44A).
MAP_DST_2_H	4:2	Extended bits of Virtual channel This bit gets combined with the 0x44D whenever extended Virtual channel is enabled, CSI_VCX_EN (0x44A).

#### MIPI\_TX\_EXT3 (0x513)

Extended Virtual Channels for SRC and DST 3

BITFIELD	BITS	DESCRIPTION
MAP_SRC_3_H	7:5	Extended bits of Virtual channel This bit gets combined with the 0x44D whenever extended Virtual channel is enabled, CSI_VCX_EN (0x44A).
MAP_DST_3_H	4:2	Extended bits of Virtual channel This bit gets combined with the 0x44D whenever extended Virtual channel is enabled, CSI_VCX_EN (0x44A).

#### MIPI\_TX\_EXT4 (0x514)

Extended Virtual Channels for SRC and DST 4

BITFIELD	BITS	DESCRIPTION
MAP_SRC_4_H	7:5	Extended bits of Virtual channel This bit gets combined with the 0x44D whenever extended Virtual channel is enabled, CSI_VCX_EN (0x44A).
MAP_DST_4_H	4:2	Extended bits of Virtual channel This bit gets combined with the 0x44D whenever extended Virtual channel is enabled, CSI_VCX_EN (0x44A).

#### MIPI\_TX\_EXT5 (0x515)

Extended Virtual Channels for SRC and DST 5

BITFIELD	BITS	DESCRIPTION
MAP_SRC_5_H	7:5	Extended bits of Virtual channel This bit gets combined with the 0x44D whenever extended Virtual channel is enabled, CSI_VCX_EN (0x44A).
MAP_DST_5_H	4:2	Extended bits of Virtual channel This bit gets combined with the 0x44D whenever extended Virtual channel is enabled, CSI_VCX_EN (0x44A).

#### MIPI\_TX\_EXT6 (0x516)

Extended Virtual Channels for SRC and DST 6

BITFIELD	BITS	DESCRIPTION
MAP_SRC_6_H	7:5	Extended bits of Virtual channel This bit gets combined with the 0x44D whenever extended Virtual channel is enabled, CSI_VCX_EN (0x44A).
MAP_DST_6_H	4:2	Extended bits of Virtual channel This bit gets combined with the 0x44D whenever extended Virtual channel is enabled, CSI_VCX_EN (0x44A).

**MIPI\_TX\_EXT7 (0x517)**

Extended Virtual Channels for SRC and DST 7

BITFIELD	BITS	DESCRIPTION
MAP_SRC_7_H	7:5	Extended bits of Virtual channel This bit gets combined with the 0x44D whenever extended Virtual channel is enabled, CSI_VCX_EN (0x44A).
MAP_DST_7_H	4:2	Extended bits of Virtual channel This bit gets combined with the 0x44D whenever extended Virtual channel is enabled, CSI_VCX_EN (0x44A).

**MIPI\_TX\_EXT8 (0x518)**

Extended Virtual Channels for SRC and DST 8

BITFIELD	BITS	DESCRIPTION
MAP_SRC_8_H	7:5	Extended bits of Virtual channel This bit gets combined with the 0x44D whenever extended Virtual channel is enabled, CSI_VCX_EN (0x44A).
MAP_DST_8_H	4:2	Extended bits of Virtual channel This bit gets combined with the 0x44D whenever extended Virtual channel is enabled, CSI_VCX_EN (0x44A).

**MIPI\_TX\_EXT9 (0x519)**

Extended Virtual Channels for SRC and DST 9

BITFIELD	BITS	DESCRIPTION
MAP_SRC_9_H	7:5	Extended bits of Virtual channel This bit gets combined with the 0x44D whenever extended Virtual channel is enabled, CSI_VCX_EN (0x44A).
MAP_DST_9_H	4:2	Extended bits of Virtual channel This bit gets combined with the 0x44D whenever extended Virtual channel is enabled, CSI_VCX_EN (0x44A).

**MIPI\_TX\_EXT10 (0x51A)**

Extended Virtual Channels for SRC and DST 10

BITFIELD	BITS	DESCRIPTION
MAP_SRC_10_H	7:5	Extended bits of Virtual channel This bit gets combined with the 0x44D whenever extended Virtual channel is enabled, CSI_VCX_EN (0x44A).
MAP_DST_10_H	4:2	Extended bits of Virtual channel This bit gets combined with the 0x44D whenever extended Virtual channel is enabled, CSI_VCX_EN (0x44A).

[MIPI\\_TX\\_EXT11 \(0x51B\)](#)

Extended Virtual Channels for SRC and DST 11

BITFIELD	BITS	DESCRIPTION
MAP_SRC_11_H	7:5	Extended bits of Virtual channel This bit gets combined with the 0x44D whenever extended Virtual channel is enabled, CSI_VCX_EN (0x44A).
MAP_DST_11_H	4:2	Extended bits of Virtual channel This bit gets combined with the 0x44D whenever extended Virtual channel is enabled, CSI_VCX_EN (0x44A).

[MIPI\\_TX\\_EXT12 \(0x51C\)](#)

Extended Virtual Channels for SRC and DST 12

BITFIELD	BITS	DESCRIPTION
MAP_SRC_12_H	7:5	Extended bits of Virtual channel This bit gets combined with the 0x44D whenever extended Virtual channel is enabled, CSI_VCX_EN (0x44A).
MAP_DST_12_H	4:2	Extended bits of Virtual channel This bit gets combined with the 0x44D whenever extended Virtual channel is enabled, CSI_VCX_EN (0x44A).

[MIPI\\_TX\\_EXT13 \(0x51D\)](#)

Extended Virtual Channels for SRC and DST 13

BITFIELD	BITS	DESCRIPTION
MAP_SRC_13_H	7:5	Extended bits of Virtual channel This bit gets combined with the 0x44D whenever extended Virtual channel is enabled, CSI_VCX_EN (0x44A).
MAP_DST_13_H	4:2	Extended bits of Virtual channel This bit gets combined with the 0x44D whenever extended Virtual channel is enabled, CSI_VCX_EN (0x44A).

[MIPI\\_TX\\_EXT14 \(0x51E\)](#)

Extended Virtual Channels for SRC and DST 14

BITFIELD	BITS	DESCRIPTION
MAP_SRC_14_H	7:5	Extended bits of Virtual channel This bit gets combined with the 0x44D whenever extended Virtual channel is enabled, CSI_VCX_EN (0x44A).
MAP_DST_14_H	4:2	Extended bits of Virtual channel This bit gets combined with the 0x44D whenever extended Virtual channel is enabled, CSI_VCX_EN (0x44A).

[MIPI\\_TX\\_EXT15 \(0x51F\)](#)

Extended Virtual Channels for SRC and DST 15

BITFIELD	BITS	DESCRIPTION
MAP_SRC_15_H	7:5	Extended bits of Virtual channel This bit gets combined with the 0x44D whenever extended Virtual channel is enabled, CSI_VCX_EN (0x44A).

BITFIELD	BITS	DESCRIPTION
MAP_DST_15_H	4:2	Extended bits of Virtual channel This bit gets combined with the 0x44D whenever extended Virtual channel is enabled, CSI_VCX_EN (0x44A).

**CFG 0 (0x540)**

VSYSN Output to MFP0

BITFIELD	BITS	DESCRIPTION	DECODE
VS_OUT1	7	Output VSYSN from MFP0 See MFP priority table to confirm if other functions have higher priority.	0x0: Disabled 0x1: Output VSYSN from MFP0

**CFG 1 (0x541)**

VSYSN Output to MFP5

BITFIELD	BITS	DESCRIPTION	DECODE
VS_OUT2	7	Output VSYSN from MFP5 See MFP priority table to confirm if other functions have higher priority.	0x0: Disabled 0x1: Output VSYSN from MFP5

**CFG 2 (0x542)**

DE Output to MFP0

BITFIELD	BITS	DESCRIPTION	DECODE
HS_OUT1	7	DE output to MFP0 See MFP priority table to confirm if other functions have higher priority.	0x0: Disabled 0x1: Output DE/DV from MFP0

**CFG 4 (0x544)**

DE Output to MFP5 and HS/VS/DE ERR Reporting

BITFIELD	BITS	DESCRIPTION	DECODE
HS_OUT2	7	DE output to MFP5 See MFP priority table to confirm if other functions have higher priority.	0x0: Disabled 0x1: Output DE/DV from MFP5
HVD_SYNC_LOCK_LOST_OEN	1	HS, VS, and DE tracking lock lost reporting enable to ERRB pin HS/VS/DE tracking must be enabled Htracken/Vtracken/Dtracken	0b0: Reporting disabled 0b1: Reporting enabled
HVD_SYNC_LOCK_LOST	0	HS, VS, and DE Tracking Lock Lost Read this bitfield to clear.	0b0: Flag not asserted 0b1: Flag asserted

[UART\\_PT\\_0 \(0x548\)\\*](#)

BITFIELD	BITS	DESCRIPTION	DECODE
BITLEN_PT_1_L	7:0	<p>Custom UART bit length for pass-through UART Channel 1</p> <p>Set BITLEN_MAN_CFG_1 (0x4F) to 1 to use this value.</p> <p>Set this register to the UART bit length divided by 6.666ns (LSB 8 bits)</p>	0xXX: Low byte of custom UART bit length for pass-through UART Channel 1

[UART\\_PT\\_1 \(0x549\)\\*](#)

BITFIELD	BITS	DESCRIPTION	DECODE
BITLEN_PT_1_H	5:0	<p>High byte of custom UART bit length for pass-through UART Channel 1.</p> <p>Set BITLEN_MAN_CFG_1 (0x4F) to 1 to use this value.</p> <p>Set this register to the UART bit length divided by 6.666ns (LSB 8 bits).</p>	0xXX: High byte of custom UART bit length for pass-through UART Channel 1

[UART\\_PT\\_2 \(0x54A\)\\*](#)

BITFIELD	BITS	DESCRIPTION	DECODE
BITLEN_PT_2_L	7:0	<p>Low byte of custom UART bit length for pass-through UART Channel 2.</p> <p>Set BITLEN_MAN_CFG_2 (0x4F) to 1 to use this value.</p> <p>Set this register to the UART bit length divided by 6.666ns (LSB 8 bits).</p>	0xXX: Low byte of custom UART bit length for pass-through UART Channel 2

[UART\\_PT\\_3 \(0x54B\)\\*](#)

BITFIELD	BITS	DESCRIPTION	DECODE
BITLEN_PT_2_H	5:0	<p>High byte of custom UART bit length for pass-through UART Channel 2.</p> <p>Set BITLEN_MAN_CFG_2 (0x4F) to 1 to use this value.</p> <p>Set this register to the UART bit length divided by 6.666ns (LSB 8 bits).</p>	0xXX: High byte of custom UART bit length for pass-through UART Channel 2

**BW\_MEAS\_1 (0x55A)**

BITFIELD	BITS	DESCRIPTION	DECODE
LFLT_STKY_INT	7	Sets value in 0x57C to hold value until read or automatically erases after line-fault error no longer exists. Otherwise, if disabled, the value is not held.	0x0: Disabled 0x1: Enabled

**CNT4 (0x55C)**

BITFIELD	BITS	DESCRIPTION	DECODE
VID_PXL_CRC_ERR0	7:0	Total number of video pixel CRC errors detected at video streams. Reset after reading or with the rising edge of LOCK. Also, include 9b10b decoding errors that are checked regardless of whether or not pixel CRC is enabled.	0xXX: Total number of video pixel CRC errors detected in video stream Y

**UNLOCK\_KEY (0x569)\***

BITFIELD	BITS	DESCRIPTION	DECODE
UNLOCK_KEY	7:0	Register must be at unlock value to enable write access to port control pins DIS_LOCAL_CC, IIC_1_EN, IIC_2_EN, UART_1_EN, UART_2_EN  Defaults to unlocked.	0xAA: Unlock write access Others: Lock write access

**PIO\_SLEW\_0 (0x570)\***

BITFIELD	BITS	DESCRIPTION	DECODE
PIO03_SLEW	7:6	Rise and fall time speed setting for MFP3 output  00 value is the fastest rise and fall time, and 11 value is the slowest. See Multifunction Pin Assignments section in data sheet.	0x0: Fastest Slew Rate 0x1: Faster Slew Rate 0x2: Slower Slew Rate 0x3: Slowest Slew Rate
PIO02_SLEW	5:4	Rise and fall time speed setting for MFP2 output  00 value is the fastest rise and fall time, and 11 value is the slowest. See Multifunction Pin Assignments section in data sheet.	0x0: Fastest Slew Rate 0x1: Faster Slew Rate 0x2: Slower Slew Rate 0x3: Slowest Slew Rate
PIO01_SLEW	3:2	Rise and fall time speed setting for MFP1 output  00 value is the fastest rise and fall time, and 11 value is the slowest. See Multifunction Pin Assignments section in data sheet.	0x0: Fastest Slew Rate 0x1: Faster Slew Rate 0x2: Slower Slew Rate 0x3: Slowest Slew Rate

BITFIELD	BITS	DESCRIPTION	DECODE
PIO00_SLE W	1:0	Rise and fall time speed setting for MFP0 output  00 value is the fastest rise and fall time, and 11 value is the slowest. See Multifunction Pin Assignments section in data sheet.	0x0: Fastest Slew Rate 0x1: Faster Slew Rate 0x2: Slower Slew Rate 0x3: Slowest Slew Rate

[PIO\\_SLEW\\_1 \(0x571\)\\*](#)

BITFIELD	BITS	DESCRIPTION	DECODE
PIO07_SLE W	7:6	Rise and fall time speed setting for MFP4 output  00 value is the fastest rise and fall time, and 11 value is the slowest. See Multifunction Pin Assignments section in data sheet.	0x0: Fastest Slew Rate 0x1: Faster Slew Rate 0x2: Slower Slew Rate 0x3: Slowest Slew Rate

[PIO\\_SLEW\\_2 \(0x572\)\\*](#)

BITFIELD	BITS	DESCRIPTION	DECODE
PIO16_SLE W	7:6	Rise and fall time speed setting for MFP8 output  00 value is the fastest rise and fall time, and 11 value is the slowest. See Multifunction Pin Assignments section in data sheet.	0x0: Fastest Slew Rate 0x1: Faster Slew Rate 0x2: Slower Slew Rate 0x3: Slowest Slew Rate
PIO12_SLE W	5:4	Rise and fall time speed setting for MFP7 output  00 value is the fastest rise and fall time, and 11 value is the slowest. See Multifunction Pin Assignments section in data sheet.	0x0: Fastest Slew Rate 0x1: Faster Slew Rate 0x2: Slower Slew Rate 0x3: Slowest Slew Rate
PIO11_SLE W	3:2	Rise and fall time speed setting for MFP6 output  00 value is the fastest rise and fall time, and 11 value is the slowest. See Multifunction Pin Assignments section in data sheet.	0x0: Fastest Slew Rate 0x1: Faster Slew Rate 0x2: Slower Slew Rate 0x3: Slowest Slew Rate
PIO08_SLE W	1:0	Rise and fall time speed setting for MFP5 output  00 value is the fastest rise and fall time, and 11 value is the slowest. See Multifunction Pin Assignments section in data sheet.	0x0: Fastest Slew Rate 0x1: Faster Slew Rate 0x2: Slower Slew Rate 0x3: Slowest Slew Rate

[HS VS ACT Y \(0x575\)](#)

Pipe Y DE/VS/HS and VS/HS Polarity

BITFIELD	BITS	DESCRIPTION	DECODE
DE_DET_Y	6	DE activity is detected	0x0: DE is not detected 0x1: DE is detected
VS_DET_Y	5	VS activity is detected	0x0: VS is not detected 0x1: VS is detected

BITFIELD	BITS	DESCRIPTION	DECODE
HS_DET_Y	4	HS activity is detected	0x0: HS is not detected 0x1: HS is detected
VS_POL_Y	1	Detected VS polarity	0x0: Active low 0x1: Active high
HS_POL_Y	0	Detected HS polarity	0x0: Active low 0x1: Active high

[DP\\_ORSTB\\_CTL \(0x577\)\\*](#)

MIPI/FIFO/Control Register Reset Enables

BITFIELD	BITS	DESCRIPTION	DECODE
DP_RST_MI PI3_CHK	6	Select Reset mode to MIPI controllers	0x0: Legacy 0x1: Enable auto reset of command FIFO read pointer in MIPI TX
DP_RST_ST ABLE_CHK	5	Select Reset mode when changing register values	0x0: Legacy 0x1: Prevent resets while control register values are changing
DP_RST_MI PI2_CHK	4	Select Reset mode to MIPI controllers	0x0: Legacy 0x1: Independent reset functionality. Enable auto reset of MIPI controllers.
DP_RST_MI PI_CHK	3	Select Reset mode to MIPI controllers	0x0: Legacy 0x1: Independent reset functionality. This enables RST_MIPITX_LOC[3:0] (0x33F) to reset controllers individually.
DP_RST_VP _CHK	2	Select Reset mode to VIDEO_RX, VRX blocks	0x0: Legacy 0x1: Independent reset functionality

[PM\\_OV\\_STAT2 \(0x578\)\\*](#)

BITFIELD	BITS	DESCRIPTION	DECODE
VTERM_OV_ OEN	7	V <sub>TERM</sub> overvoltage status on ERRB, 1.35V threshold	0b0: Reporting disabled 0b1: Reporting enabled
VREG_OV_ OEN	6	V <sub>REG</sub> overvoltage status on ERRB, 1.35V threshold	0b0: Reporting disabled 0b1: Reporting enabled

[PM\\_OV\\_STAT3 \(0x579\)](#)

V<sub>TERM</sub>/V<sub>REG</sub>/V<sub>DDIO</sub> Sticky Enable

BITFIELD	BITS	DESCRIPTION	DECODE
VTERM_OV_ FLAG	7	Sticky status value for V <sub>TERM</sub> overvoltage	0b0: Flag not asserted 0b1: Flag asserted
VREG_OV_ FLAG	6	Sticky status value for V <sub>REG</sub> overvoltage	0b0: Flag not asserted 0b1: Flag asserted
VDDIO_OV_ FLAG	5	Sticky status value for V <sub>DDIO</sub> overvoltage	0b0: Flag not asserted 0b1: Flag asserted

[PM\\_OV\\_STAT4 \(0x57A\)](#)

V<sub>DDIO</sub> Overvoltage ERRB Reporting, 3.685V Threshold

BITFIELD	BITS	DESCRIPTION	DECODE
VDDIO_OV_OEN	7	Enable VDDIO overvoltage status on ERRB	0b0: Reporting disabled 0b1: Reporting enabled

**FAULT\_OEN (0x57B)\***

Line Fault/Short Reporting and CRC Reporting

BITFIELD	BITS	DESCRIPTION	DECODE
LFLT_INT_OPEN_OEN	7	Enables reporting of line-fault open interrupt (LFLT_INT_OPEN) at ERRB pin.	0b0: Reporting disabled 0b1: Reporting enabled
LFLT_INT_L2LS_OEN	6	Enables reporting of line to line short interrupt (LFLT_INT_L2LS) at ERRB pin.	0b0: Reporting disabled 0b1: Reporting enabled
LFLT_INT_BAT_S_OEN	5	Enable CC packet CRC error	0b0: Reporting disabled 0b1: Reporting enabled
LFLT_INT_GND_S_OEN	4	Enables reporting of short to ground line-fault interrupt (LFLT_INT) at ERRB pin.	0b0: Reporting disabled 0b1: Reporting enabled
GPIO_CRC_ERR_OEN	3	Enable GPIO CRC error (GPIO_CRC_ERR_FLAG) status on ERRB	0b0: Reporting disabled 0b1: Reporting enabled
RBB_CC_CRC_ERR_OEN	2	Enable RBB CC CRC error (RBB_CC_CRC_ERR_FLAG) status on ERRB	0b0: Reporting disabled 0b1: Reporting enabled
PT2_CRC_ERR_OEN	1	Enable PT2 CRC error (PT2_CRC_ERR_FLAG) status on ERRB	0b0: Reporting disabled 0b1: Reporting enabled
PT1_CRC_ERR_OEN	0	Enable PT1 CRC error (PT1_CRC_ERR_FLAG) status on ERRB	0b0: Reporting disabled 0b1: Reporting enabled

**FAULT\_STAT (0x57C)**

Line Fault/Short Flags and CRC Flags

BITFIELD	BITS	DESCRIPTION	DECODE
LINE_INT_OPEN_FLAG	7	Line-fault interrupt. Asserted when either one of line-fault monitors indicate an open fault status. See LF_0 and LF_1 bitfields for more information. Line fault condition needs to be cleared to clear this flag. Use LFLT_SKTY_INT register to set interrupt behaviour.	0b0: Flag not asserted 0b1: Flag asserted
LINE_INT_L2LS_FLAG	6	Line-fault interrupt. Asserted when either one of line-fault monitors indicate a line to line short fault status. See LF_0 and LF_1 bitfields for more information. Line fault condition needs to be cleared to clear this flag. Use LFLT_SKTY_INT register to set interrupt behaviour.	0b0: Flag not asserted 0b1: Flag asserted

BITFIELD	BITS	DESCRIPTION	DECODE
LINE_INT_B AT_S_FLAG	5	Line-fault interrupt. Asserted when either one of line-fault monitors indicate a short to battery fault status. See LF_0 and LF_1 bitfields for more information. Line fault condition needs to be cleared to clear this flag. Use LFLT_SKTY_INT register to set interrupt behaviour.	0b0: Flag not asserted 0b1: Flag asserted
LINE_INT_G ND_S_FLAG	4	Line-fault interrupt. Asserted when either one of line-fault monitors indicate a short to ground fault status. See LF_0 and LF_1 bitfields for more information. Line fault condition needs to be cleared to clear this flag. Use LFLT_SKTY_INT register to set interrupt behaviour.	0b0: Flag not asserted 0b1: Flag asserted
GPIO_CRC_ ERR_FLAG	3	GPIO CRC error flag. Asserted when GPIO CRC error count > 0. Read GPIO_CRC_ERR to clear.	0b0: Flag not asserted 0b1: Flag asserted
RBB_CC_CR C_ERR_FL AG	2	RBB CC CRC error flag. Asserted when RBB CC CRC error count > 0. Read RBB_CC_CRC_ERR to clear.	0b0: Flag not asserted 0b1: Flag asserted
PT2_CRC_E RR_FLAG	1	PT1 CRC error flag. Asserted when PT2 CRC error count > 0. Read PT2_CRC_ERR to clear.	0b0: Flag not asserted 0b1: Flag asserted
PT1_CRC_E RR_FLAG	0	PT1 CRC error flag. Asserted when PT1 CRC error count > 0. Read PT1_CRC_ERR to clear.	0b0: Flag not asserted 0b1: Flag asserted

**UART\_0 (0x808)\***

Bypass for UART1 Pass-Through

BITFIELD	BITS	DESCRIPTION	DECODE
REM_MS_E N_1	5	Enable UART Bypass mode control by remote GPIO pin.  When set, remote chip's GPIO is used as MS pin (UART mode select). When MS is high, chip is in Bypass mode; otherwise, chip is in Base mode.	0b0: UART Bypass mode not controlled by remote MS pin 0b1: UART Bypass mode controlled by remote MS pin
LOC_MS_EN _1	4	Enables UART Port 1 Bypass mode control by local MFP pin (the MS function). Please see MS_LOC register field for MFP pin selection of MS function.  Set to enable MS pin for UART Port 1 (UART mode select). When MS is high, chip is in Bypass mode; otherwise, chip is in Base mode.  <b>Note:</b> Only one UART port may use the MS function at any given time. Multiple UART ports are NOT simultaneously supported.	0b0: UART Bypass mode not controlled by local MS pin 0b1: UART Bypass mode controlled by local MS pin

BITFIELD	BITS	DESCRIPTION	DECODE
MS_LOC	3	Selects which MFP to use for MS function. <b>Note:</b> Only one UART port may use the MS function at any given time. Multiple UART ports are NOT simultaneously supported.	0x0: Use MFP0 as MS function 0x1: Use MFP2 as MS function
BYPASS_TO_1	2:1	UART soft-bypass timeout duration. When set to 11, BYPASS_EN is never cleared, so the device stays in Bypass mode until next power down.	0b00: 2ms 0b01: 8ms 0b10: 32ms 0b11: Disabled
BYPASS_EN_1	0	Enable UART Soft-bypass mode. Bypass mode remains active as long as there is UART activity. When there is no UART activity for selected duration (configured by BYPASS_TO (0x48) bitfield), device exits Bypass mode, and the bit is automatically cleared.	0b0: UART Soft-bypass mode disabled 0b1: UART Soft-bypass mode enabled

**UART\_1 (0x809)\***

Bypass for UART2 Pass-Through

BITFIELD	BITS	DESCRIPTION	DECODE
REM_MS_EN_2	5	Enable UART Bypass mode control by remote GPIO pin. When set, remote chip's GPIO is used as MS pin (UART mode select). When MS is high, chip is in Bypass mode; otherwise, chip is in Base mode.	0b0: UART Bypass mode not controlled by remote MS pin 0b1: UART Bypass mode controlled by remote MS pin
LOC_MS_EN_2	4	Enables UART Port 2 Bypass mode control by local MFP pin (the MS function). See MS_LOC (0x808) bitfield for MFP pin selection of MS function. Set to enable MS pin for UART Port 2 (UART mode select). When MS is high, chip is in Bypass mode; otherwise, chip is in Base mode. <b>Note:</b> Only one UART port may use the MS function at any given time. Multiple UART ports are NOT simultaneously supported.	0b0: UART Bypass mode not controlled by local MS pin 0b1: UART Bypass mode controlled by local MS pin
BYPASS_TO_2	2:1	UART soft-bypass timeout duration. When set to 11, BYPASS_EN is never cleared, so the device stays in Bypass mode until next power down.	0b00: 2ms 0b01: 8ms 0b10: 32ms 0b11: Disabled
BYPASS_EN_2	0	Enable UART Soft-bypass mode. Bypass mode remains active as long as there is UART activity. When there is no UART activity for selected duration (configured by BYPASS_TO (0x48) bitfield), device exits Bypass mode, and the bit is automatically cleared.	0b0: UART Soft-bypass mode disabled 0b1: UART Soft-bypass mode enabled

**I2C\_PT\_0 (0x80E)**

BITFIELD	BITS	DESCRIPTION	DECODE
I2C_REGSLV_0_TIMED_OUT	6	Internal I <sup>2</sup> C-to-Register subordinate for Port 0 has timed out while waiting for the main or the internal register access FSM.	0x0: Internal I <sup>2</sup> C-to-Register subordinate for Port 0 has not timed out 0x1: Internal I <sup>2</sup> C-to-Register subordinate for Port 0 has timed out
I2C_INTREG_SLV_TO	2:0	I <sup>2</sup> C-to-Internal Register Subordinate 0 Timeout Setting  Internal register I <sup>2</sup> C subordinate 0 times out after the configured duration if it does not receive any response from the external main or internal register FSM. This subordinate serves I <sup>2</sup> C Port 0.	0b000: 1ms 0b001: 2ms 0b010: 4ms 0b011: 8ms 0b100: 16ms 0b101: 32ms 0b110: 35ms 0b111: Disabled

**I2C\_PT\_1 (0x80F)\***

BITFIELD	BITS	DESCRIPTION	DECODE
I2C_REGSLV_2_TIMED_OUT	7	Internal I <sup>2</sup> C-to-Register subordinate for Port 2 has timed out while waiting for the main or the internal register access FSM.	0x0: Internal I <sup>2</sup> C-to-Register subordinate for Port 2 has not timed out 0x1: Internal I <sup>2</sup> C-to-Register subordinate for Port 2 has timed out
I2C_REGSLV_1_TIMED_OUT	6	Internal I <sup>2</sup> C-to-Register subordinate for Port 1 has timed out while waiting for the main or the internal register access FSM.	0x0: Internal I <sup>2</sup> C-to-Register subordinate for Port 1 has not timed out 0x1: Internal I <sup>2</sup> C-to-Register subordinate for Port 1 has timed out
I2C_INTREG_SLV_2_TO	5:3	I <sup>2</sup> C-to-Internal Register Subordinate 2 timeout setting  Internal register I <sup>2</sup> C subordinate 2 times out after the configured duration if it does not receive any response from the external main or internal register FSM. This subordinate serves I <sup>2</sup> C Port 2.	0b000: 1ms 0b001: 2ms 0b010: 4ms 0b011: 8ms 0b100: 16ms 0b101: 32ms 0b110: 35ms 0b111: Disabled
I2C_INTREG_SLV_1_TO	2:0	I <sup>2</sup> C-to-Internal Register Subordinate 1 Timeout Setting  Internal register I <sup>2</sup> C subordinate 1 times out after the configured duration if it does not receive any response from the external main or internal register FSM. This subordinate serves I <sup>2</sup> C Port 1.	0b000: 1ms 0b001: 2ms 0b010: 4ms 0b011: 8ms 0b100: 16ms 0b101: 32ms 0b110: 35ms 0b111: Disabled

**GMSL1\_4 (0xB04)\***

FWD/REV/PORT Enable/Disable and PRBS Enable

BITFIELD	BITS	DESCRIPTION	DECODE
OUTENB	6	Disable outputs	0b0: Outputs enabled 0b1: Outputs disabled
PRBSEN	5	PRBS test enable (In HIBW mode set PRBS_TYPE = 0)	0b0: Set device normal operation 0b1: Enable PRBS test
CC_PORT_SEL	4:3	Select which I <sup>2</sup> C/UART port is connected to this link	0b0: Disable reverse control channel receiver 0b1: Enable reverse control channel receiver

BITFIELD	BITS	DESCRIPTION	DECODE
REVCCEN	1	Enable reverse control channel from deserializer	0b0: Disable reverse control channel receiver 0b1: Enable reverse control channel receiver
FWDCEN	0	Enable forward control channel to deserializer	0b0: Disable forward control channel transmitter 0b1: Enable forward control channel transmitter

**GMSL1\_5 (0xB05)\***

EQ and I<sup>2</sup>C Settings

BITFIELD	BITS	DESCRIPTION	DECODE
NO_REM_MST	6	Serializer Main Select mode	0x0: I <sup>2</sup> C main on serializer side 0x1: No I <sup>2</sup> C main on serializer side
HVTR_MODE	5	HV tracking allows continuous HSYNC format	0b0: Use partial periodic HV tracking 0b1: Use partial and full periodic HV tracking
EN_EQ	4	Enable equalizer for Manual and Adaptive modes	0b0: Disable equalization 0b1: Enable equalization
EQTUNE	3:0	Equalizer boost level at 750MHz (effective when Adaptive EQ is turned off)	0b0000: 1.6dB manual EQ setting 0x0001: 2.1dB manual EQ setting 0x0010: 2.8dB manual EQ setting 0x0011: 3.5dB manual EQ setting 0x0100: 4.3dB manual EQ setting 0x0101: 5.2dB manual EQ setting 0x0110: 6.3dB manual EQ setting 0x0111: 7.3dB manual EQ setting 0x1000: 8.5dB manual EQ setting 0x1001: 9.7dB manual EQ setting 0x1010: 11dB manual EQ setting 0x1011: 12.2dB manual EQ setting 0x1100: Reserved 0x1101: Reserved 0x1110: Reserved 0x1111: Reserved

**GMSL1\_6 (0xB06)\***

HIM, HV\_VSYNC, Packet-Based, and GPI Settings

BITFIELD	BITS	DESCRIPTION	DECODE
HIGHIMM	7	Reverse Channel High Immunity mode	0b0: Reverse Channel High Immunity mode disabled 0b1: Reverse Channel High Immunity mode enabled
MAX_RT_EN	6	Maximum retransmission limit enable	0b0: Disable maximum retransmission limit 0b1: Enable maximum retransmission limit
I2C_RT_EN	5	I <sup>2</sup> C retransmission enable	0b0: Disable I <sup>2</sup> C retransmission 0b1: Enable I <sup>2</sup> C retransmission enable
GPI_COMP_EN	4	GPI skew compensation enable	0b0: Disable GPI skew compensation 0b1: Enable GPI skew compensation
GPI_RT_EN	3	GPI retransmission enable	0b0: Disable GPI retransmission 0b1: Enable GPI retransmission

BITFIELD	BITS	DESCRIPTION	DECODE
HV_SRC	2:0	HV_VS bit selection	0b000: Use D18/D19 for HS/VS (use this setting when the serializer is a 3.125Gbps device or if HIBW mode is used; otherwise, this setting is for use with the MAX9273 when DBL = 0 or HVEN = 1) 0b001: Use D14/D15 for HS/VS (for use with the MAX9271/ MAX96705 when DBL = 0 or HVEN = 1) 0b010: Use D12/D13 for HS/VS (for use with the MAX96707 when DBL = 0 or HVEN = 1) 0b011: Use D0/D1 for HS/VS (for use with the MAX9271/ MAX9273/MAX96705/MAX96707 when DBL = 1 and HVEN = 0) 0b100: Reserved 0b101: Reserved 0b110: Automatically determine the source of HSYNC/VSYNC (for use with the MAX96707) 0b111: Automatically determine the source of HSYNC/VSYNC (for use with the MAX96705)

**GMSL1\_7 (0xB07)\***

DBL, DRS, BWS, HIBW, HVEN, and PXL\_CRC Settings

BITFIELD	BITS	DESCRIPTION	DECODE
DBL	7	Double-output mode	0b0: Use single-rate output 0b1: Use double-rate output (2x word rate at 1/2x width)
DRS	6	Data rate select	0b0: Use normal data rate output 0b1: Use 1/2 rate data output (for use with low data rates)
BWS	5	Bus width select	0b0: Set bus width for 22-/24-bit bus, 24-/27-bit mode (depending on HIBW setting) 0b1: Set bus width for 30-bit bus (32-bit mode)
HIBW	3	High-bandwidth mode	0b0: Disable high-bandwidth mode 0b1: Enable high-bandwidth mode (when BWS = 0)
HVEN	2	HS/VS encoding enable	0b0: Disable HS/VS encoding 0b1: Enable HS/VS encoding
PXL_CRC	0	Pixel error detection type (this is controllable by pin when LCCEN=0)	0b0: Use 1-bit parity (compatible with all devices) 0b1: Use 6-bit CRC

**GMSL1\_8 (0xB08)\***

GPI, FSYNC\_TX, PKCT\_CC, Control-Channel CRC

BITFIELD	BITS	DESCRIPTION	DECODE
GPI_EN	5	Enable GPI-to-GPO signal transmission to serializer	0b0: Disable GPI-to-GPO transmission 0b1: Enable GPI-to-GPO transmission
EN_FSYNC_TX	4	Enable frame sync signal transmission	0x0: Disable 0x1: Enable
PKTCC_EN	2	Packet-based Control Channel mode enable	0b0: Disable Packet-based Control Channel mode 0b1: Enable Packet-based Control Channel mode

BITFIELD	BITS	DESCRIPTION	DECODE
CC_CRC_LENGTH	1:0	Control channel CRC length	0b00: 1-bit CRC 0b01: 5-bit CRC 0b10: 8-bit CRC 0b11: Reserved

**GMSL1\_D (0xB0D)\***

I<sup>2</sup>C Local Acknowledge

BITFIELD	BITS	DESCRIPTION	DECODE
I2C_LOCAL_ACK	7	Enable I <sup>2</sup> C-to-I <sup>2</sup> C subordinate local acknowledge when forward channel is not available	0b0: Disable local acknowledge when forward channel is not available 0b1: Enable local acknowledge when forward channel is not available

**GMSL1\_E (0xB0E)\***

Error Detection Threshold

BITFIELD	BITS	DESCRIPTION	DECODE
DET_THR	7:0	Threshold for detected errors	0xXX: Number of errors for detected error threshold

**GMSL1\_F (0xB0F)\***

DE/HS/VS—Glitch Filters/PRBS Type Select/DE Processing

BITFIELD	BITS	DESCRIPTION	DECODE
EN_DE_FILTER	6	Enable glitch filtering on DE	0b0: Disable DE glitch filtering 0b1: Enable DE glitch filtering
EN_HS_FILTER	5	Enable glitch filtering on HS	0b0: Disable HS glitch filtering 0b1: Enable HS glitch filtering
EN_VS_FILTER	4	Enable glitch filtering on VS	0b0: Disable VS glitch filtering 0b1: Enable VS glitch filtering
DE_EN	3	Enable processing separate HS and DE signals	0b0: Disable processing HS and DE signals 0b1: Enable processing HS and DE signals
PRBS_TYPE	0	PRBS type select (in HIBW mode, set PRBS_TYPE = 0)	0b0: GMSL1 legacy video PRBS test 0b1: GMSL1 legacy link PRBS test

**GMSL1\_10 (0xB10)\***

PCKT Based REV CH Error Generator CFG and EN

BITFIELD	BITS	DESCRIPTION	DECODE
RCEG_TYPE	7:6	Reverse channel generated error type	0b00: Random 0b01: Short burst 0b10: Long burst 0b11: Long burst
RCEG_BOUND	5	Reverse channel generated error boundary (Effective when RCEG_TYPE = 0x)	0b0: Errors are unbounded to symbols 0b1: Errors are bounded to symbols
RCEG_ERR_NUM	4:1	Number of RCEG errors generated with each request (Effective when RCEG_TYPE = 0x)	0xX: Number of errors generated per request
RCEG_EN	0	Enable reverse channel error generator	0b0: Disable reverse channel error generator 0b1: Enable reverse channel error generator enabled

**GMSL1\_11 (0xB11)\***

PCKT Based REV CH Error Generator CFG

BITFIELD	BITS	DESCRIPTION	DECODE
RCEG_ERR_RATE	7:4	Error generation rate in terms of bit time = $2^{-(RCEG\_ERR\_RATE+3)}$ . (Effective when RCEG_TYPE = 0x)	0x0: Rate is $2^{-3}$ 0x1: Rate is $2^{-4}$ 0x2: Rate is $2^{-5}$ ... 0xF: Rate is $2^{-18}$
RCEG_LO_BST_PRB	3:2	Long burst error probability. Effective when RCEG_TYPE = 10.	0b00: 1/1024 0b01: 1/128 0b10: 1/32 0b11: 1/8
RCEG_LO_BST_LEN	1:0	Long burst error length in terms of bit time. Effective when RCEG_TYPE = 10.	0b00: Continuous 0b01: 128 (~150µs) 0b10: 8192 (~9.83ms) 0b11: 1048576 (~1.26s)

**GMSL1\_12 (0xB12)\***

PCKT Based REV CH CFG/Video Line CRC/ERR CFG/Reporting

BITFIELD	BITS	DESCRIPTION	DECODE
UNDERBST_DET_EN	7	Allow underboost detection driving ERRORB pin	0b0: Disable underboost detection driving ERRORB pin 0b1: Enable underboost detection driving ERROR pin
CC_CRC_ERR_EN	6	Enable reporting of (CC_CRC_ERR_CNT > 0) on the ERRORB pin	0b0: Disable reporting of errors on ERRB 0b1: Enable reporting of errors on ERRB
LINE_CRC_EN_GMSL1	3	Video line CRC enable	0b0: Disable video line CRC 0x1: Enable video line CRC
MAX_RT_ERR_EN	1	Enable reflection of maximum retransmission error on the ERRB pin	0b0: Disable maximum retransmission error on the ERROR pin 0b1: Enable maximum retransmission error on the ERROR pin
RCEG_ERR_PER_EN	0	Periodic error generation enable. Effective when RCEG_TYPE = 0x.	0b0: Disable periodic error generator 0b1: Enable periodic error generator

**GMSL1\_13 (0xB13)\***

BITFIELD	BITS	DESCRIPTION	DECODE
EOM_EN_G1	7	Eye-opening monitor enable	0b0: Disable EOM 0x1: Enable EOM
EOM_PER_MODE_G1	6	Eye-opening monitor Periodic mode select	non-periodic 0b0: Set EOM to use Nonperiodic mode 0x1: Set EOM to use Periodic mode
EOM_MAN_TRG_REQ_G1	5	Eye-opening monitor (EOM) manual trigger request. Valid on the rising edge of this bit when not in Periodic mode.	0x0: Do not trigger EOM 0x1: Manually trigger the EOM

BITFIELD	BITS	DESCRIPTION	DECODE
EOM_MIN_T HR_G1	4:0	Eye-opening minimum threshold (in terms of percent) for flagging ERRORB pin	0b00000: Disabled 0b00001: 3.125% 0b00010: 6.25% ... ... 0b11111: 100%

**GMSL1\_14 (0xB14)\***

AEQ Settings

BITFIELD	BITS	DESCRIPTION	DECODE
AEQ_EN	7	Adaptive equalization enable	0b0: Disable AEQ 0x1: Enable AEQ
AEQ_PER_MODE	6	Adaptive equalizer Periodic mode select	0b0: Set AEQ to use Nonperiodic mode 0x1: Set AEQ to use Periodic mode
AEQ_MAN_T RG_REQ	5	Adaptive equalizer manual fine-tune request enable. Valid on the rising edge of this bit when not in Periodic mode.	0x0: Do not trigger AEQ fine-tuning 0x1: Manually trigger the AEQ fine-tuning
EOM_PER_T HR	4:0	Eye-opening threshold to trigger a fine-tune operation	Eye-opening 0b00000: Eye-opening threshold is disabled 0b10000: 50% eye-opening triggers fine-tune operation OTHER: Reserved

**GMSL1\_15 (0xB15)**

Decode ERR

BITFIELD	BITS	DESCRIPTION	DECODE
DET_ERR	7:0	Number of decode errors detected	0xXX: Number of detected errors

**GMSL1\_16 (0xB16)**

PRBS ERR

BITFIELD	BITS	DESCRIPTION	DECODE
PRBS_ERR	7:0	PRBS error counter	0xXX: Number of detected PRBS errors

**GMSL1\_17 (0xB17)**

Retransmit I<sup>2</sup>C/GPI—GPI Status/PRBS Status

BITFIELD	BITS	DESCRIPTION	DECODE
MAX_RT_ER R_I2C	6	Maximum retransmission error flag. Cleared when read.	0b0: No control-channel retransmission error 0b1: Control-channel retransmission maximum limit reached
PRBS_OK	5	MAX9271/73 compatible PRBS test for the link is completed normally. Check PRBS_ERR register for the PRBS success. For other SERDES read PRBS_ERR registers.	0b0: No MAX9271/MAX9273-compatible PRBS test completed 0b1: MAX9271/MAX9273-compatible PRBS test completed normally
GPI_IN	4	GPI pin level	0b0: GPI is input low 0b1: GPI is input high

BITFIELD	BITS	DESCRIPTION	DECODE
MAX_RT_ER R_GPI	3	Maximum retransmission error flag. Cleared when read.	0b0: No control-channel retransmission error 0b1: Control-channel retransmission maximum limit reached

**GMSL1\_19 (0xB19)**

Packet CRC Errors Detected

BITFIELD	BITS	DESCRIPTION	DECODE
CC_CRC_E RRCNT	7:0	Packet-based control channel CRC error counter	0xXX: Number of control channel CRC errors

**GMSL1\_1A (0xB1A)**

CC ERR Generator Counter

BITFIELD	BITS	DESCRIPTION	DECODE
RCEG_ERR _CNT	7:0	Control channel number of generated errors	0xXX: Number of control channel generated errors

**GMSL1\_1B (0xB1B)**

Video Line CRC Status

BITFIELD	BITS	DESCRIPTION	DECODE
LINE_CRC_ ERR	2	CRC error bit. Latched on error - cleared to 0 when read.	0b0: Video line CRC ok 0b1: Video line CRC mismatch detected

**GMSL1\_1C (0xB1C)**

BITFIELD	BITS	DESCRIPTION	DECODE
EOM_EYE_ WIDTH	5:0	Measured Eye-opening. Opening width = EOM_EYE_WIDTH/63 * 100%	0b000000: Width is 0% 0b000001: Width is 1/63 x 100% 0b000010: Width is 2/63 x 100% ... ... 0b111111: Width is 63/63 x 100%

**GMSL1\_1D (0xB1D)**

Underboost and AEQ Status

BITFIELD	BITS	DESCRIPTION	DECODE
UNDERBOO ST_DET	4	Underboost detected	0b0: Normal Operation 0x1: Underboost (at maximum AEQ gain) detected

BITFIELD	BITS	DESCRIPTION	DECODE
AEQ_BST	3:0	Adaptive equalizer boost value. Selected adaptive equalizer value; settings correspond to gain at 750MHz	0b0000: 1.6dB EQ setting 0x0001: 2.1dB EQ setting 0x0010: 2.8dB EQ setting 0x0011: 3.5dB EQ setting 0x0100: 4.3dB EQ setting 0x0101: 5.2dB EQ setting 0x0110: 6.3dB EQ setting 0x0111: 7.3dB EQ setting 0x1000: 8.5dB EQ setting 0x1001: 9.7dB EQ setting 0x1010: 11dB EQ setting 0x1011: 12.2dB EQ setting 0x1100: Reserved 0x1101: Reserved 0x1110: Reserved 0x1111: Reserved

**GMSL1\_96 (0xB96)\***

Data Type Conversion for GMSL1 to GMSL2

BITFIELD	BITS	DESCRIPTION	DECODE
CONV_GMSL1_DATATYPE	7:3	Convert from GMSL1 color format mapping to GMSL2 CSI transmitter color format	0x0: RGB888 OLDI 0x1: RGB565 0x2: RGB666 0x3: YUV 422 8-bit Mux mode (use yuv_8_10_mux_mode) 0x4: YUV 422 10-bit Mux mode (use yuv_8_10_mux_mode) 0x5: RAW8 single 0x6: RAW10 single 0x7: RAW12 single 0x8: RAW14 0x9: User-defined Generic 24-bit 0xA: User-defined YUV422 12-bit 0xB: User-defined Generic 8-bit 0xC 0xD 0xE 0xF 0x10: RGB888 VESA® 0x11 0x12 0x13: YUV 422 8-bit Normal mode 0x14: YUV 422 10-bit Normal mode 0x15: RAW8 double (use alt_mem_map8) 0x16: RAW10 double (use alt_mem_map10) 0x17: RAW12 double (use alt_mem_map12) 0x18 0x19 0x1A 0x1B 0x1C 0x1D 0x1E 0x1F
CONV_GMSL1_EN	1	Enable conversion from GMSL1 color format mapping to GMSL2 CSI transmitter	

[GMSL1\\_A7 \(0xBA7\)\\*](#)

HSYNC/VSYS Conversion for GMSL1 to GMSL2

BITFIELD	BITS	DESCRIPTION
SHIFT_VID_HVD	6	Shift video bits to make sure that the HS, VS does not appear on pixel data

[GMSL1\\_CB \(0xBCB\)](#)

BITFIELD	BITS	DESCRIPTION
LOCKED_G1	0	Link locked

[GMSL1\\_D1 \(0xBD1\)](#)

CTRL Pin Configuration and Enable

BITFIELD	BITS	DESCRIPTION	DECODE
CNTL_OUT_ORD	7:5	Internal CNTL_OUT order to pins CNTL4 to CNTL0	0x0: 4,3,2,1,0 0x1: 3,2,1,0,4 0x2: 2,1,0,4,3 0x3: 1,0,4,3,2 0x4: 0,1,2,3,4 0x5: 1,2,3,4,0 0x6: 2,3,4,0,1 0x7: 3,4,0,1,2
CNTL_OUT_EN	4:0	CNTL output enable for CNTL 0,1,2,3,4	

[COMMON1 \(0xF02\)](#)

GMSL1 I<sup>2</sup>C Remote ACK Status

BITFIELD	BITS	DESCRIPTION	DECODE
REM_ACK_A CKED_G1_A	0	Remote ACK acknowledged	0b0: Remote ACK not acknowledged 0b1: Remote ACK acknowledged

[GMSL1\\_ERR\\_OEN \(0xF03\)](#)

ERRB Reporting Enabling

BITFIELD	BITS	DESCRIPTION
G1_A_ERR_OEN	0	Enable reporting of GMSL1 Link A errors (G1_A_ERR_FLAG - 0xF03) at ERRB pin

**GMSL1\_ERR\_FLAG (0xF04)**

BITFIELD	BITS	DESCRIPTION
G1_A_ERR_FLAG	0	GMSL1 Link A error flag. When PRBS test is enabled, it is asserted when at least one PRBS error has been detected. When PRBS test is not enabled, it is asserted when any of these conditions is true: 1) Number of detected decoding errors are greater than the detected error threshold (DET_ERR > DET_THR) 2) Measured eye-opening is less than or equal to eye-opening threshold (EOM_EYE_WIDTH ≤ EOM_MIN_THR_G1) 3) Adaptive EQ has detected under boost 4) Video Line CRC error is detected 5) Exceeded maximum retransmission count in PKTCC communication 6) CRC errors detected in PKTCC communication

**I2C\_0 (0xF05)\***

GMSL1 I<sup>2</sup>C Subordinate Setup and Timeout Configuration

BITFIELD	BITS	DESCRIPTION	DECODE
G1_SLV_SH	5:4	GMSL1 I <sup>2</sup> C-to-I <sup>2</sup> C subordinate setup and hold time setting (setup, hold).  Configures the interval between SDA and SCL transitions when driven by the internal I <sup>2</sup> C subordinate.  Set this according to the I <sup>2</sup> C Speed mode: Fast-mode Plus = 00 Fast-mode = 01 Standard-mode = 10  See register groups CC_G2P* for GMSL2 registers. (Addr. 0x500 - 0x6B0)	0b00: Set for I <sup>2</sup> C Fast-mode Plus speed (1Mbps) 0b01: Set for I <sup>2</sup> C Fast-mode speed (400Kbps) 0b10: Set for I <sup>2</sup> C Standard-mode speed (100Kbps) 0b11: Reserved
G1_SLV_TO	2:0	GMSL1 I <sup>2</sup> C-to-I <sup>2</sup> C subordinate timeout setting  Internal GMSL1 I <sup>2</sup> C subordinate times out after the configured duration if it does not receive any response while waiting for a packet from remote device.  See register groups CC_G2P* for GMSL2 registers. (Addr. 0x500 - 0x6B0)	0b000: 16µs 0b001: 1ms 0b010: 2ms 0b011: 4ms 0b100: 8ms 0b101: 16ms 0b110: 32ms 0b111: Disabled

**I2C\_1 (0xF06)\***

GMSL1 I<sup>2</sup>C Main Setup and Timeout Configuration

BITFIELD	BITS	DESCRIPTION	DECODE
EN_I2C_LO OPBACK	7	Enable I <sup>2</sup> C loopback between links in G1 + G2 or G1 + G1 aggregation mode.  When I <sup>2</sup> C loopback is enabled, the I <sup>2</sup> C transactions generated at the leaf-end of one link are reflected to the leaf-end of the other link	0x0: Disable loopback 0x1: Enable loopback

BITFIELD	BITS	DESCRIPTION	DECODE
G1_MST_BT	6:4	<p>GMSL1 I<sup>2</sup>C-to-I<sup>2</sup>C main bit rate setting Configures the I<sup>2</sup>C bit rate used by the internal I<sup>2</sup>C main (in the device on remote side from the external I<sup>2</sup>C main)</p> <p>Set this according to the I<sup>2</sup>C Speed mode: Fast-mode Plus = 101 to 111 Fast-mode = 010 to 101 Standard-mode = 000 to 010</p> <p>See register groups CC_G2P* for GMSL2 registers. (Addr. 0x500 - 0x6B0)</p>	<p>0b000: 9.92Kbps - Set for I<sup>2</sup>C Standard mode speed 0b001: 33.2Kbps - Set for I<sup>2</sup>C Standard mode speed 0b010: 99.2Kbps - Set for I<sup>2</sup>C Standard or Fast-mode speed 0b011: 123Kbps - Set for I<sup>2</sup>C Fast-mode speed 0b100: 203Kbps - Set for I<sup>2</sup>C Fast-mode speed 0b101: 397Kbps - Set for I<sup>2</sup>C Fast or Fast-mode Plus speed 0b110: 625Kbps - Set for I<sup>2</sup>C Fast-mode Plus speed 0b111: 980Kbps - Set for I<sup>2</sup>C Fast-mode Plus speed</p>
G1_MST_TO	2:0	<p>GMSL1 I<sup>2</sup>C-to-I<sup>2</sup>C main timeout setting</p> <p>Internal GMSL1 I<sup>2</sup>C main times out after the configured duration if it does not receive any response while waiting for a packet from the remote device.</p> <p>See register groups CC_G2P* for GMSL2 registers. (Addr. 0x500 - 0x6B0)</p>	<p>0b000: 16µs 0b001: 1ms 0b010: 2ms 0b011: 4ms 0b100: 8ms 0b101: 16ms 0b110: 32ms 0b111: Disabled</p>

**RLMS3 (0x1403)**

BITFIELD	BITS	DESCRIPTION	DECODE
AdaptEn	7	Adapt process enable	<p>0b0: Manual adaptation process disabled 0b1: Manual adaptation process enabled</p>

**RLMS4 (0x1404)**

BITFIELD	BITS	DESCRIPTION	DECODE
EOM_CHK_AMOUNT	7:4	<p>A factor (N) used to select the order of number of observations in each eye-monitor window.</p> <p>N is used in the equation: Observations = <math>6.29 \times 10^{(N + 2)}</math></p>	0xX: N factor
EOM_CHK_THR	3:2	Eye-opening monitor number of error bits allowed in a measurement window	<p>0b00: Allow no errors 0b01: Allow one error 0b10: Allow two errors 0b11: Allow three errors</p>
EOM_PER_MODE	1	Eye-Opening Monitor Periodic Mode Enable	<p>0b0: Eye-opening Monitor Periodic mode disabled 0b1: Eye-opening Monitor Periodic mode enabled</p>
EOM_EN	0	Eye-Opening Monitor Enable	<p>0b0: Eye-opening monitor disabled 0b1: Eye-opening monitor enabled</p>

**RLMS5 (0x1405)**

BITFIELD	BITS	DESCRIPTION	DECODE
EOM_MAN_TRG_REQ	7	Eye-Opening Monitor Manual Trigger For use when Periodic mode is disabled.	0b0: No action 0b1: EOM manual trigger request
EOM_MIN_THR	6:0	The eye-opening monitor minimum threshold as defined by the equation: $\% \text{ eye opening} = \text{EOM\_MIN\_THR}/64$ . If the value is zero the EOM is disabled.	0bXXXXXXXX: Eye-opening monitor minimum threshold factor

**RLMS6 (0x1406)**

BITFIELD	BITS	DESCRIPTION	DECODE
EOM_PV_MODE	7	Eye-opening is measured vertically or horizontally	0b0: Vertical Opening mode 0b1: Horizontal Opening mode
EOM_RST_THR	6:0	The eye-opening monitor refresh threshold as defined by the equation: $\% \text{ eye opening} = \text{EOM\_MIN\_THR}/64$ . If the value is zero the EOM is disabled.	0bXXXXXXXX: EOM refresh threshold factor

**RLMS7 (0x1407)**

BITFIELD	BITS	DESCRIPTION	DECODE
EOM_DONE	7	Eye-Opening Monitor Measurement Done	0b0: EOM not complete 0b1: EOM complete
EOM	6:0	Last completed EOM observation	0bXXXXXXXX: EOM measurement result

**RLMS3E (0x143E)**

BITFIELD	BITS	DESCRIPTION	DECODE
ErrChPhSecTA	7	The phase interpolator command to align the error sampling channel and the secondary data channel to optimize 6G GMSL2 channel link margin	0: Reserved 1: Set value to '1'
ErrChPhSec	6:0	The phase interpolator command to align the error sampling channel and the secondary data channel to optimize 6G GMSL2 channel link margin	0x7D: Set value to 0x7D Others: Reserved

**RLMS3F (0x143F)**

BITFIELD	BITS	DESCRIPTION	DECODE
ErrChPhPriTA	7	The phase interpolator command to align the error sampling channel and the primary data channel to optimize 6G GMSL2 channel link margin	0: Set value to '0' 1: Reserved
ErrChPhPri	6:0	The phase interpolator command to align the error sampling channel and the primary data channel to optimize 6G GMSL2 channel link margin	0x3D: Set value to 0x3D Others: Reserved

[RLMS49 \(0x1449\)](#)

BITFIELD	BITS	DESCRIPTION	DECODE
ErrChPwrUp	2	Error channel power up. Set this bit = 1 to force the Error Channel always to powered up	0: Normal operation 1: Force Error Channel powered up

[RLMS64 \(0x1464\)\\*](#)

BITFIELD	BITS	DESCRIPTION	DECODE
TxSSCMode	1:0	Tx Spread Spectrum Mode	00: No spread spectrum (manual phase) 01: Reserved 10: Reserved 11: Center spread

[RLMS70 \(0x1470\)\\*](#)

BITFIELD	BITS	DESCRIPTION	DECODE
TxSSCFrqCtr	6:0	Tx SSC modulation frequency control	0x07: SSC 268ppm 0x06: SSC 580ppm 0x03: SSC 970ppm 0x01: SSC 1750ppm 0x01: SSC 2530ppm others: Reserved

[RLMS71 \(0x1471\)\\*](#)

BITFIELD	BITS	DESCRIPTION	DECODE
TxSSCCenSprSt	6:1	Tx SSC center spread starting phase	0x02: SSC 268ppm 0x02: SSC 580ppm 0x02: SSC 970ppm 0x02: SSC 1750ppm 0x02: SSC 2530ppm others: Reserved
TxSSCEn	0	Tx spread spectrum enable	0b0: Tx spread spectrum disabled 0b1: Tx spread spectrum enabled

[RLMS72 \(0x1472\)\\*](#)

BITFIELD	BITS	DESCRIPTION	DECODE
TxSSCPreScIL	7:0	Tx SSC frequency prescaler low	0xC9: SSC 26ppm 0xAB: SSC 580ppm 0xAB: SSC 970ppm 0xF9: SSC 1750ppm 0xAB: SSC 2530ppm others: Reserved

[RLMS73 \(0x1473\)\\*](#)

BITFIELD	BITS	DESCRIPTION	DECODE
TxSSCPreScIH	2:0	Tx SSC frequency prescaler high	0x02: SSC 268ppm 0x00: SSC 580ppm 0x00: SSC 970ppm 0x00: SSC 1750ppm 0x00: SSC 2530ppm others: Reserved

[RLMS74 \(0x1474\)\\*](#)

BITFIELD	BITS	DESCRIPTION	DECODE
TxSSCPhL	7:0	Tx SSC phase accumulator increment low	0xF9: SSC 268ppm 0x63: SSC 580ppm 0x63: SSC 970ppm 0x2C: SSC 1750ppm 0x63: SSC 2530ppm others: Reserved

[RLMS75 \(0x1475\)\\*](#)

BITFIELD	BITS	DESCRIPTION	DECODE
TxSSCPhH	6:0	Tx SSC phase accumulator increment high	0x01: SSC 268ppm 0x07: SSC 580ppm 0x07: SSC 970ppm 0x05: SSC 1750ppm 0x07: SSC 2530ppm others: Reserved

[RLMS76 \(0x1476\)\\*](#)

BITFIELD	BITS	DESCRIPTION	DECODE
TxSSCPhQuad	1:0	Tx SSC phase starting phase quadrant	0x00: SSC 268ppm 0x00: SSC 580ppm 0x00: SSC 970ppm 0x00: SSC 1750ppm 0x00: SSC 2530ppm others: Reserved

[RLMS7E \(0x147E\)](#)

BITFIELD	BITS	DESCRIPTION	DECODE
D2ErrChPhSecTA	7	The phase interpolator command to align the error sampling channel and the secondary data channel to optimize 3G GMSL2 channel link margin	0: Reserved 1: Set value to '0'
D2ErrChPhSec	6:0	The phase interpolator command to align the error sampling channel and the secondary data channel to optimize 3G GMSL2 channel link margin	0x28: Set value to 0x28 Others: Reserved

**RLMS7F (0x147F)**

<b>BITFIELD</b>	<b>BITS</b>	<b>DESCRIPTION</b>	<b>DECODE</b>
D2ErrChPhP riTA	7	The phase interpolator command to align the error sampling channel and the primary data channel to optimize 3G GMSL2 channel link margin	0: Set value to '0' 1: Reserved
D2ErrChPhP ri	6:0	The phase interpolator command to align the error sampling channel and the primary data channel to optimize 3G GMSL2 channel link margin	0x68: Set value to 0x68 Others: Reserved

**RLMS95 (0x1495)**

<b>BITFIELD</b>	<b>BITS</b>	<b>DESCRIPTION</b>	<b>DECODE</b>
TxAmpIManE n	7	TX amplitude manual override	0b0: Do not manually override Tx amplitude 0b1: Manually override Tx amplitude
TxAmpIMan	5:0	Tx amplitude	0bXXXXXX: Binary amplitude 10mV per count

**RLMS98 (0x1498)**

<b>BITFIELD</b>	<b>BITS</b>	<b>DESCRIPTION</b>	<b>DECODE</b>
Rxhpf_cnt	2:0	Rxhpf_cnt value during RLMS (MSB = Enable)	0bXXXXXX: Rx high pass filter setting

**RLMSA3 (0x14A3)**

<b>BITFIELD</b>	<b>BITS</b>	<b>DESCRIPTION</b>	<b>DECODE</b>
DFEBST	7:4	Enable DFE boost to increase the bandwidth	0x3: Set value to 0x3 Others: Reserved

**RLMSA4 (0x14A4)**

<b>BITFIELD</b>	<b>BITS</b>	<b>DESCRIPTION</b>	<b>DECODE</b>
AEQ_PER_ MULT	7:6	Adaptive EQ period multiplier	00: 1ms 01: 4ms 10: 16ms 11: 64ms
AEQ_PER	5:0	Adaptive EQ period Periodic adaptation is disabled when value is 0 Adaptive EQ period is (AEQ_PER value times AEQ_PER_MULT)	

**RLMSA5 (0x14A5)**

BITFIELD	BITS	DESCRIPTION	DECODE
PHYC_WBL OCK_DLY	5:4	PHY controller word boundary lock start delay	00: 1ms 01: 2ms 10: 4ms 11: 8ms

**RLMSA8 (0x14A8)**

BITFIELD	BITS	DESCRIPTION
FW_PHY_CTRL	7	PHY-controller firmware mode enable
FW_PHY_PU_TX	6	Override PHY-controller output
FW_PHY_RSTB	5	Override PHY-controller output

**RLMSA9 (0x14A9)**

BITFIELD	BITS	DESCRIPTION
FW_REPCAL_RSTB	7	Override PHY-controller output
FW_TXD_SQUELCH	5	Override PHY-controller output
FW_TXD_EN	4	Override PHY-controller output
FW_RXD_EN	3	1d00Override PHY-controller output

**RLMSD8 (0x14D8)**

BITFIELD	BITS	DESCRIPTION	DECODE
sub_bst_trim	3:1	Subtractor boost trim	0x3: Set value to 3 Others: Reserved
sub_gain_ctrl	0	Enable Subtractor gain control	0: Reserved 1: Set value to '1'

**DPLL\_0 (0x1D00)\***

BITFIELD	BITS	DESCRIPTION
config_soft_rst_n	0	Setting this to 1 will reset the PLL functional registers; config_regs are not reset.

**REGCRC0 (0x3000)\***

Register CRC for Configuration

BITFIELD	BITS	DESCRIPTION	DECODE
GEN_ROLLI NG_CRC	4	Calculate CRC using additional 2-bit counter, so CRC value cycles every four invocations.	
I2C_WR_CO MPUTE	3	Execute CRC computation after every I <sup>2</sup> C register write.	0b0: Disabled 0b1: Enabled
PERIODIC_ COMPUTE	2	Register CRC computation period enable Refer to REGCRC1 (0x3001) - to change the timing period	0b0: Disabled 0b1: Enabled

BITFIELD	BITS	DESCRIPTION	DECODE
CHECK_CRC	1	Register CRC check enable - This compares the previous CRC value and if the CRC value does not match an error occurs. This error is mapped to ERRB.	0b0: Disabled 0b1: Enabled
RESET_CRC	0	Reset for Register CRC This is required when enabling the Register CRC. If an error occurs, a reset is done to re-enable the Register CRC.	0b0: Normal State 0b1: Reset

### REGCRC1 (0x3001)\*

Register CRC Occurrence

BITFIELD	BITS	DESCRIPTION	DECODE
CRC_PERIOD	7:0	Period for CRC occurrence - to enable see REGCRC0	0b00: 2msecs 0b01: 4msecs ... 0bFF: 512msecs

### REGCRC2 (0x3002)

Register Table CRC Calculated Value

BITFIELD	BITS	DESCRIPTION
REGCRC_LSB	7:0	CRC result LSB This is used to prove Rolling CRC is effectively working

### REGCRC3 (0x3003)

Register Table CRC Calculated Value

BITFIELD	BITS	DESCRIPTION
REGCRC_MSB	7:0	CRC result MSB This is used to prove Rolling CRC is effectively working

### I2C\_UART\_CRC0 (0x3008)

BITFIELD	BITS	DESCRIPTION	DECODE
RESET_MSG_CNTR	0	Reset Message Counter Value to 0	0b0: Reset deasserted 0b1: Reset asserted

### I2C\_UART\_CRC1 (0x3009)\*

I<sup>2</sup>C/UART Message Counter CRC

BITFIELD	BITS	DESCRIPTION	DECODE
MSGCNR_ERR_THR	7:5	Decoding and idle-error reporting threshold. MSGCTR_ERR_FLAG_A is asserted when MSGCTR_ERR_A ≥ MSGCTR_ERR_THR  MSGCTR_ERR_FLAG_B is asserted when MSGCTR_ERR_B ≥ MSGCTR_ERR_THR  IDLE_ERR_FLAG is asserted when IDLE_ERR ≥ DEC_ERR_THR	
CRC_ERR_THR	4:2	Decoding and idle-error reporting threshold CRC_ERR_FLAG_A is asserted when CRC_ERR_A ≥ CRC_ERR_THR  CRC_ERR_FLAG_B is asserted when CRC_ERR_B ≥ CRC_ERR_THR  IDLE_ERR_FLAG is asserted when IDLE_ERR ≥ DEC_ERR_THR	
RESET_MSGCNR_ERR_CNT	1	Reset Message Counter Error Count to 0	0b0: Reset deasserted 0b1: Reset asserted
RESET_CRC_ERR_CNT	0	Reset CRC Error Count to 0	0b0: Reset deasserted 0b1: Reset asserted

**I2C UART CRC2 (0x300A)**

Primary I<sup>2</sup>C/UART CRC value

BITFIELD	BITS	DESCRIPTION	DECODE
CRC_VAL	7:0	Calculated CRC value for the last write transaction	0xXX: Calculated CRC value

**I2C UART CRC3 (0x300B)**

Primary I<sup>2</sup>C/UART Message Counter LSB Value

BITFIELD	BITS	DESCRIPTION	DECODE
MSGCNR_LSB	7:0	Bits 7:0 of current message counter value	0xXX: Bits 7:0 of current message counter value

**I2C UART CRC4 (0x300C)**

Primary I<sup>2</sup>C/UART Message Counter MLSB Value

BITFIELD	BITS	DESCRIPTION	DECODE
MSGCNR_MSB	7:0	Bits 7:0 of current message counter value	0xXX: Bits 15:8 of current message counter value

**I2C\_UART\_CRC5 (0x300D)**

BITFIELD	BITS	DESCRIPTION	DECODE
CRC_ERR_CNT	7:0	Number of CRC errors observed	0xXX: Number of CRC errors observed

**I2C\_UART\_CRC6 (0x300E)**

Primary I<sup>2</sup>C/UART Message Counter Error Count

BITFIELD	BITS	DESCRIPTION	DECODE
MSGCNR_ERR_CNT	7:0	Number of message counter errors observed	0xXX: Number of message counter errors observed

**I2C\_UART\_CRC7 (0x300F)\***

MSG Counter and CRC Enables

BITFIELD	BITS	DESCRIPTION	DECODE
MSGCNR_PORT_SEL	4:3	Selects the current message/CRC counter  Selects between the ports for values read from MSGCCNTR_LSB/MSB, MSGCNR_ERR_CNT, CRC_VAL, and CRC_ERR_CNT.	0b00: Primary I <sup>2</sup> C/UART 0b01: Pass-through 1 I <sup>2</sup> C/UART 0b10: Pass-through 2 I <sup>2</sup> C/UART
CC_MSGCTR_EN	2	Enable I <sup>2</sup> C/UART message counter override when set to 1  Only active when CC_CRC_MSGCNR_OVR = 1.	0b0: Reporting disabled 0b1: Reporting enabled
CC_CRC_EN	1	Enable I <sup>2</sup> C/UART CRC override when set to 1  Only active when CC_CRC_MSGCNR_OVR = 1.	0b0: Reporting disabled 0b1: Reporting enabled
CC_CRC_MSGCNR_OVR	0	Enable I <sup>2</sup> C/UART CRC or message counter override when set to 1  When 0, eFuse controls CRC and message counter options.	0b0: Reporting disabled 0b1: Reporting enabled

**FS\_INTR0 (0x3010)\***

MSG, I<sup>2</sup>C/UART CRC, ECC, EFUSE, REG CRC—ERRB Reporting

BITFIELD	BITS	DESCRIPTION	DECODE
I2C_UART_MSGCNR_ERR_OEN	7	Enable reporting of decoding errors (I2C_UART_MSGCNR_ERR) at ERRB pin	0b0: Reporting disabled 0b1: Reporting enabled
I2C_UART_CRC_ERR_OEN	6	Enable reporting of decoding errors (I2C_UART_CRC_ERR) at ERRB pin	0b0: Reporting disabled 0b1: Reporting enabled
MEM_ECC_ERR2_OEN	5	Enable reporting of memory ECC 2-bit uncorrectable errors at ERRB pin	0b0: Reporting disabled 0b1: Reporting enabled
MEM_ECC_ERR1_OEN	4	Enable reporting of memory ECC 1-bit correctable errors at ERRB pin	0b0: Reporting disabled 0b1: Reporting enabled

BITFIELD	BITS	DESCRIPTION	DECODE
EFUSE_CRC_ERR_OEN	1	Enable reporting eFuse CRC at ERRB pin	0b0: Reporting disabled 0b1: Reporting enabled
REG_CRC_ERR_OEN	0	Enable reporting register CRC at ERRB pin	0b0: Reporting disabled 0b1: Reporting enabled

### FS\_INTR1 (0x3011)

MSG, I<sup>2</sup>C/UART CRC, ECC, EFUSE, REG CRC—Flag Reporting

BITFIELD	BITS	DESCRIPTION	DECODE
I2C_UART_MSGCNTR_ERR_INT	7	Decoding error flag for Link A, asserted when MSTCNTR_ERR_CNT ≥ MSGCNTR_ERR_THR.	0b0: Flag not asserted 0b1: Flag asserted
I2C_UART_CRC_ERR_INT	6	Decoding error flag for Link A, asserted when CRC_ERR_CNT ≥ CRC_ERR_THR	0b0: Flag not asserted 0b1: Flag asserted
MEM_ECC_ERR2_INT	5	Decoding error flag for 2-bit uncorrectable memory ECC errors, asserted when MEM_ECC_ERR2_CNT ≥ MEM_ECC_ERR2_THR.	0b0: Flag not asserted 0b1: Flag asserted
MEM_ECC_ERR1_INT	4	Decoding error flag for 1-bit correctable memory ECC errors, asserted when MEM_ECC_ERR1_CNT ≥ MEM_ECC_ERR1_THR.	0b0: Flag not asserted 0b1: Flag asserted
EFUSE_CRC_ERR_FLAG	1	An error occurred on the eFuse CRC calculation	0b0: Flag not asserted 0b1: Flag asserted
REG_CRC_ERR_FLAG	0	An error occurred on the register CRC calculation	0b0: Flag not asserted 0b1: Flag asserted

### MEM\_ECC0 (0x3016)\*

Memory ECC Threshold and Reset

BITFIELD	BITS	DESCRIPTION
MEM_ECC_ERR2_THR	7:5	Decoding and error reporting threshold. MEM_ECC_ERR2 is asserted when MEM_ECC_ERR2_CNT ≥ MEM_ECC_ERR2_THR.
MEM_ECC_ERR1_THR	4:2	Decoding and error reporting threshold. MEM_ECC_ERR1 is asserted when MEM_ECC_ERR1_CNT ≥ MEM_ECC_ERR1_THR.
RESET_MEM_ECC_ERR2_CNT	1	Reset memory ECC 2-bit error count to 0
RESET_MEM_ECC_ERR1_CNT	0	Reset memory ECC 1-bit error count to 0

### MEM\_ECC1 (0x3017)

Memory ECC 1-Bit Count

BITFIELD	BITS	DESCRIPTION
MEM_ECC_ERR1_CNT	7:0	Number of 1-bit correctable memory ECC errors observed

[MEM\\_ECC2 \(0x3018\)](#)

Memory ECC 2-Bit Count

BITFIELD	BITS	DESCRIPTION
MEM_ECC_ERR2_CNT	7:0	Number of 2-bit uncorrectable memory ECC errors observed

[REG\\_POST0 \(0x3020\)\\*](#)

POST/MBIST/LBIST

BITFIELD	BITS	DESCRIPTION
POST_DONE	7	POST has been run
POST_MBIST_PASSED	6	MBIST passed during POST
POST_LBIST_PASSED	5	LBIST passed during POST
POST_RUN_MBIST	1	Indicates the chip runs MBIST during POST.
POST_RUN_LBIST	0	Indicates the chip runs LBIST during POST.

[REGCRC8 \(0x3030\)](#)

BITFIELD	BITS	DESCRIPTION	DECODE
SKIP0_LSB	7:0	Address 0 to skip (LSB)	0xXX: LSB of Address to skip

[REGCRC9 \(0x3031\)](#)

BITFIELD	BITS	DESCRIPTION	DECODE
SKIP0_MSB	7:0	Address 0 to skip (MSB)	0xXX: MSB of Address to skip

[REGCRC10 \(0x3032\)](#)

BITFIELD	BITS	DESCRIPTION	DECODE
SKIP1_LSB	7:0	Address 1 to skip (LSB)	0xXX: LSB of Address to skip

[REGCRC11 \(0x3033\)](#)

BITFIELD	BITS	DESCRIPTION	DECODE
SKIP1_MSB	7:0	Address 1 to skip (MSB)	0xXX: MSB of Address to skip

[REGCRC12 \(0x3034\)](#)

BITFIELD	BITS	DESCRIPTION	DECODE
SKIP2_LSB	7:0	Address 2 to skip (LSB)	0xXX: LSB of Address to skip

[REGCRC13 \(0x3035\)](#)

BITFIELD	BITS	DESCRIPTION	DECODE
SKIP2_MSB	7:0	Address 2 to skip (MSB)	0xXX: MSB of Address to skip

[REGCRC14 \(0x3036\)](#)

BITFIELD	BITS	DESCRIPTION	DECODE
SKIP3_LSB	7:0	Address 3 to skip (LSB)	0xXX: LSB of Address to skip

[REGCRC15 \(0x3037\)](#)

BITFIELD	BITS	DESCRIPTION	DECODE
SKIP3_MSB	7:0	Address 3 to skip (MSB)	0xXX: MSB of Address to skip

[REGCRC16 \(0x3038\)](#)

BITFIELD	BITS	DESCRIPTION	DECODE
SKIP4_LSB	7:0	Address 4 to skip (LSB)	0xXX: LSB of Address to skip

[REGCRC17 \(0x3039\)](#)

BITFIELD	BITS	DESCRIPTION	DECODE
SKIP4_MSB	7:0	Address 4 to skip (MSB)	0xXX: MSB of Address to skip

[REGCRC18 \(0x303A\)](#)

BITFIELD	BITS	DESCRIPTION	DECODE
SKIP5_LSB	7:0	Address 5 to skip (LSB)	0xXX: LSB of Address to skip

[REGCRC19 \(0x303B\)](#)

BITFIELD	BITS	DESCRIPTION	DECODE
SKIP5_MSB	7:0	Address 5 to skip (MSB)	0xXX: MSB of Address to skip

[REGCRC20 \(0x303C\)](#)

BITFIELD	BITS	DESCRIPTION	DECODE
SKIP6_LSB	7:0	Address 6 to skip (LSB)	0xXX: LSB of Address to skip

[REGCRC21 \(0x303D\)](#)

BITFIELD	BITS	DESCRIPTION	DECODE
SKIP6_MSB	7:0	Address 6 to skip (MSB)	0xXX: MSB of Address to skip

[REGCRC22 \(0x303E\)](#)

BITFIELD	BITS	DESCRIPTION	DECODE
SKIP7_LSB	7:0	Address 7 to skip (LSB)	0xXX: LSB of Address to skip

[REGCRC23 \(0x303F\)](#)

BITFIELD	BITS	DESCRIPTION	DECODE
SKIP7_MSB	7:0	Address 7 to skip (MSB)	0xXX: MSB of Address to skip

**INTR10 (0x5010)\***

<b>BITFIELD</b>	<b>BITS</b>	<b>DESCRIPTION</b>	<b>DECODE</b>
VDD18_OV_OEN	4	Enable V <sub>DD18</sub> overvoltage status on ERRB	0b0: Reporting disabled 0b1: Reporting enabled
VDD_OV_OEN	0	Enable V <sub>DD</sub> overvoltage status on ERRB	0b0: Reporting disabled 0b1: Reporting enabled

**INTR11 (0x5011)**

<b>BITFIELD</b>	<b>BITS</b>	<b>DESCRIPTION</b>	<b>DECODE</b>
VDD18_OV_FLAG	4	Sticky status value for V <sub>DD18</sub> overvoltage	0b0: Flag not asserted 0b1: Flag asserted
VDD_OV_FLAG	0	Sticky status value for V <sub>DD</sub> overvoltage flag	0b0: Flag not asserted 0b1: Flag asserted

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	6/21	Initial release	—
1	8/21	Added RoR section	1, 44
2	6/23	Replace Master/Slave with Main/Subordinate Replace Main I2C/UART with Primary I2C/UART Add RoR to MAX96714R Package information: Note Add "in still air" PWDNB Hold time: Increase from 1ms to 1us ESD Protection: Moved to Recommended operating table Pin Description: Removed Oscillator connections from GMSL1 mode Added instructions for 1V VDD mode Detailed Description: Tunnel mode: Updated the description Device Reset and Power Down: Remove references to multiple links Link and video Lock: Swap reference from Serializer to deserializer Power Supplies Information and Overview: Updated the description to include 1V operation Thermal Management: Include note to keep Junction below 125C Ordering Information: added MAX96714RGTJ/VY+ and MAX69714RGTJ/VY+T Register Map: add CMP_VTERM_STATUS, Remove PORZ_INT_OEN PORZ_INT_FLAG, add Adapt Enable, TX_AMPL_MAN, TX_AMPL_MAN_EN, RXHPF_CNT, REV TRFMANEN, REVTRFMAN, REVLEMMANEN, REVFLENMAN, AEQ_PER, AEQ_PER_MULT, TX TRF REGCRC8, REGCRC9 Update Descriptions GRAD_MODE, PATGEN_MODE, PIO_SLEW_, PRBS_TYPE	1, 6, 10, 15, 20, 35, 37, 38, 40, 43, 44, 50, 51, 53, 54, 66, 71, 72, 74, 76, 77, 78, 80, 85, 105, 106, 125, 130, 131, 133, 134, 139, 140, 141, 144, 145, 146
3	10/25	Global: removed MIPI trademark, including replacing figures 3, 4, and 10 to 14, with note to contact factory. <i>Data Sheet:</i> Table 1. Typical Maximum Cable Length, added note regarding insertion loss. Package Information: Updated Package Code column with note to click on Land Pattern Number link. Added typical operating characteristic for "MAX96714 MAX INSERTION LOSS GMSL2 CHANNEL PIN-to-PIN (6Gbps). In Pin Description table, added missing functions for GMSL for pins X1/OSC, X2, VDDIO and VTERM. GMSL2 Minimum Blanking section, changed "vertical blanking" to "vertical sync" and added instructions to use bandwidth calculator. I2C Writes with CRC section: updated figure 24, replaced XNOR" with "XOR". <i>Register Map:</i> Global Added RESET column, added asterisk with "Note: *Indicates the register is stored when entering sleep mode and is restored upon exit." Hidden bitfields now show as RSVD in register map table. Added RLMS8C = 0x148C = 0x20 for both RLMS register settings 3 and 6Gbps. Unhid registers CNT2 (0x24), MIPI_PRBS_0 (0x350), RLMSA8 (0x14A8), and RLMSA9 (0x14A9). Unhid register block DPLL CSI2.	6, 16, 20, 22, 33, 38, 54-164

GMSL is a trademark of Analog Devices, Inc.

VESA is a registered trademark of Video Electronics Standards Association Corporation.