

#### **MAX77658**

# Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

## **General Description**

The MAX77658 provides highly-integrated battery charging and power supply solutions for low-power applications where size and efficiency are critical. The IC features a SIMO buck-boost regulator that provides three highly-efficient and independently programmable power rails from a single inductor to minimize total solution size. Two 150mA LDOs provide ripple rejection for audio and other noisesensitive applications. The LDOs can also be configured as load switches to manage power consumption by disconnecting external blocks when not required. A highlyconfigurable linear charger supports a wide range of Li+ battery capacities and includes battery temperature monitoring for additional safety (JEITA). The fuel-gauge implements the Maxim ModelGauge™ m5 EZ algorithm with ultra-low power. The IC provides the best performance for batteries with 10mAhr to 1Ahr capacity.

This device includes three GPIOs and an analog multiplexer that selects between several internal voltages and current signals to an external node for monitoring with an external ADC. A bidirectional I<sup>2</sup>C serial interface allows for configuring and checking the status of the devices. An internal on/off controller provides a controlled startup sequence for the regulators and provides supervisory functionality while they are on. Numerous factory programmable options allow the device to be tailored for many applications, enabling faster time to market.

## **Applications**


- Bluetooth Headphones, Hearables
- Wireless Speakers
- Wearables
- Safety and Security Monitors
- Sensor Nodes
- Internet of Things (IoT)

#### **Benefits and Features**

- Highly Integrated
  - 3x Output, Single-Inductor Multiple-Output (SIMO) Buck-Boost Regulator
    - Supports Wide Output Voltage Range from 0.5V to 5.5V for all SIMO Channels
    - · Delivers up to 750mA Total Load Current
    - SBB2 can be Configured to 1.5A Peak Inductor Current Limit to Support a Heavily Loaded Rail
  - 2x 150mA LDO/LSW
  - Smart Power Selector™ Li+/Li-Poly Charger
  - · 3x GPIO Resources
  - Analog MUX Output for Power Monitoring
  - Lowest Power Mode < 700nA I<sub>O</sub>
  - · Watchdog Timer
- Low Power
  - 1µA Shutdown Current
  - 11.2µA Operating Current (3 SIMO Channels + 2 LDOs + Fuel Gauge)
- Charger Optimized for Small Li-Ion Battery Size
  - Programmable Fast-Charge Current from 7.5mA to 300mA
  - Programmable Battery Regulation Voltage from 3.6V to 4.6V
  - Programmable Termination Current from 0.375mA to 45mA
  - JEITA Battery Temperature Monitor Adjusts Charge Current and Battery Regulation Voltage for Safe Charging
- Fuel Gauge ModelGauge m5 EZ
  - No Calibration Required for EZ Performance
  - Robust Performance Against Battery Variation
  - Die-Temperature or External Thermistor Measurement Capability
  - Integrated Internal Current Sensing Using Internal Sense Resistor
  - Compensates for Age, Current, and Temperature
  - Does Not Require Empty, Full, or Idle States
- Flexible and Configurable
  - I<sup>2</sup>C-Compatible Interface and GPIO
- Small Size
  - 9.55mm<sup>2</sup> Wafer-Level Package (WLP)
  - 36-Bump, 0.5mm Pitch, 6x6 Array

Smart Power Selector and ModelGauge are trademarks of Maxim Integrated Products, Inc.

## **Simplified Block Diagram**



## **TABLE OF CONTENTS**

General Description	1
Applications	1
Benefits and Features	1
Simplified Block Diagram	2
Absolute Maximum Ratings	. 10
Package Information	. 10
WLP	. 10
Electrical Characteristics	. 12
Electrical Characteristics—Global Resources	. 12
Electrical Characteristics—Smart Power Selector Charger	. 14
Electrical Characteristics—Adjustable Thermistor Temperature Monitors	. 18
Electrical Characteristics—Analog Multiplexer	. 18
Electrical Characteristics—SIMO Buck-Boost	. 19
Electrical Characteristics—Low Dropout Linear Regulator (LDO)/Load Switch (LSW)	. 20
Electrical Characteristics—Fuel Gauge	. 22
Electrical Characteristics—I <sup>2</sup> C Serial Communication	. 23
Typical Operating Characteristics	. 25
Pin Configuration	. 33
WLP	. 33
Pin Description	. 33
Detailed Description	. 36
Part Number Decoding	. 36
Support Material	
Top-Level Interconnect Simplified Diagram	. 38
Detailed Description—Global Resources	. 40
Features and Benefits	. 40
Voltage Monitors	. 40
SYS POR Comparator	
SYS Undervoltage-Lockout Comparator	. 40
SYS Overvoltage-Lockout Comparator	. 40
Thermal Monitors	. 41
Chip Identification	
nEN Enable Input	. 41
nEN Manual Reset	. 41
nEN Triple-Functionality: Push-Button vs. Slide-Switch vs. Logic.	
nEN Internal Pullup Resistors to V <sub>CCINT</sub>	
Debounced Input	
Interrupts (nIRQ)	. 43
Reset Output (nRST)	43

## TABLE OF CONTENTS (CONTINUED)

· · · · · · · · · · · · · · · · · · ·
General-Purpose Input Output (GPIO)44
Alternate Mode
On/Off Controller
Top Level On/Off Controller
On/Off Controller Transition Table
Internal Wake-Up Flags48
Reset and Off Sequences
Power-Up/Down Sequence
Flexible Power Sequencer (FPS)
Startup Timing Diagram Due to nEN
Startup Timing Diagram Due to Charge Source Insertion
Force Enabled/Disabled Channels
Debounced Inputs (nEN, GPI, CHGIN)
Watchdog Timer (WDT)
Detailed Description—Smart Power Selector Charger
Overview
Charger Symbol Reference Guide 56
Smart Power Selector
CHGIN Voltage Monitoring
Minimum Input Voltage Regulation
Input Current Limiter
Minimum System Voltage Regulation
Die Temperature Regulation
Charger State Machine
Charger-Off State
Prequalification State
Fast-Charge States
Top-Off State61
Done State
Prequalification Timer Fault State
Fast-Charge Timer Fault State
Battery Temperature Fault State
JEITA-Modified States
Typical Charge Profile
Charger Applications Information
Configuring a Valid System Voltage
CHGIN/SYS/BATT Capacitor Selection
Detailed Description—Adjustable Thermistor Temperature Monitors
Detailed Description—Analog Multiplexer

## TABLE OF CONTENTS (CONTINUED)

Measuring Battery Current	67
Method for Measuring Discharge Current	67
Method for Measuring Charge Current	68
Detailed Description—SIMO Buck-Boost	68
SIMO Features and Benefits	68
SIMO Detailed Block Diagram	69
SIMO Control Scheme	69
Drive Strength	70
SIMO Fault Indicator	70
SIMO Output Voltage Configuration	70
Peak Current Configuration	70
SIMO Soft-Start	70
SIMO Registers	71
SIMO Active Discharge Resistance	71
SIMO Buck-Only and Boost-Only Mode	72
Applications Information	72
SIMO Available Output Current	72
Inductor Selection	73
Input Capacitor Selection	73
Boost Capacitor Selection	73
Output Capacitor Selection	74
Example Component Selection	74
Inductor, Peak Current Limit, and Input Capacitor	74
Output Capacitors	76
Summary	77
SIMO Switching Frequency	78
Unused Outputs	78
PCB Layout Guide	79
Capacitors	79
Input Capacitor at IN_SBB	79
Inductor	79
Ground Connections	80
Detailed Description—Low Dropout Linear Regulator (LDO)/Load Switch (LSW)	
Features and Benefits	80
LDO Fault Indicator	80
LDO/LSW Simplified Block Diagram	80
LDO/LSW Active-Discharge Resistor	82
LDO/LSW Soft-Start	82
Load Switch Configuration	82

## TABLE OF CONTENTS (CONTINUED)

Applications Information	83
Input Capacitor Selection	83
Output Capacitor Selection	83
Detailed Description—Fuel Gauge	84
ModelGauge m5 EZ Performance	84
Application Notes	85
Standard Register Formats	85
ModelGauge m5 Algorithm	86
Analog Measurements	87
Voltage Measurement	87
VCell Register (0x09)	87
AvgVCell Register (0x19)	87
MaxMinVolt Register (0x1B)	87
Current Measurement	88
Current Register (0x0A)	88
AvgCurrent Register (0x0B)	88
MaxMinCurr Register (0x1C)	88
Temperature Measurement	88
Temp Register (0x08)	88
MaxMinTemp Register (0x1A)	89
DieTemp Register (0x34)	89
Power Measurement	89
Power Register (0xB1)	89
AvgPower Register (0xB3)	89
Alert Function	89
Serial Number Feature	89
ModelGauge m5 Memory Space	90
Detailed Description—I <sup>2</sup> C Serial Communication	90
General Description	90
Features	91
I <sup>2</sup> C Simplified Block Diagram	91
I <sup>2</sup> C System Configuration	91
I <sup>2</sup> C Interface Power	92
I <sup>2</sup> C Data Transfer	92
I <sup>2</sup> C Start and Stop Conditions	92
I <sup>2</sup> C Acknowledge Bit	93
I <sup>2</sup> C Slave Address	93
I <sup>2</sup> C Clock Stretching	94
I <sup>2</sup> C General Call Address	94

## TABLE OF CONTENTS (CONTINUED)

I <sup>2</sup> C Device ID	94
I <sup>2</sup> C Communication Speed	94
I <sup>2</sup> C Communication Protocols	94
Writing to a Single 8-Bit Register	94
Writing Multiple Bytes to Sequential Registers	95
Writing to 16-Bit Registers	96
Reading from a Single Register	97
Reading from Sequential Registers	98
Reading From 16-Bit Registers	99
Register Map	100
MAX77658	100
Register Details	101
Fuel Gauge	125
Register Details	127
Typical Application Circuits	148
Typical Application Circuit	148
Ordering Information	149
Revision History	150

## LIST OF FIGURES

Figure 1. Part Number Decode	37
Figure 2. Top-Level Interconnect Simplified Diagram	39
Figure 3. nEN Usage Timing Diagram	42
Figure 4. nEN Pullup Resistor Configuration	42
Figure 5. Debounced Input	43
Figure 6. GPIOx Block Diagram	45
Figure 7. Top Level On/Off Controller State Diagram	47
Figure 8. On/Off Controller Reset and Off-Action Sequences	49
Figure 9. Power-Up/Down Sequence	50
Figure 10. Flexible Power Sequencer Basic Timing Diagram	51
Figure 11. Startup Timing Diagram Due to nEN	52
Figure 12. Startup Timing Diagram Due to Charge Source Insertion	53
Figure 13. Debounced Inputs (nEN)	54
Figure 14. Watchdog Timer State Machine	55
Figure 15. Charger Simplified Control Loops	57
Figure 16. Charger State Machine	60
Figure 17. Example Battery Charge Profile	63
Figure 18. Safe-Charging Profile Example	65
Figure 19. SIMO Detailed Block Diagram	69
Figure 20. ULPM and Normal Mode Waveforms	70
Figure 21. Component Selection—High Utilization	75
Figure 22. Component Selection—Final Current Peak Limits	76
Figure 23. Component Selection—Expected Ripple	77
Figure 24. PCB Top-Layer and Component Placement Example	79
Figure 25. LDO Simplified Block Diagram	81
Figure 26. LDO to LSW Transition Waveform	82
Figure 27. ModelGauge m5 EZ Configuration Performance	85
Figure 28. ModelGauge m5 Algorithm	87
Figure 29. I <sup>2</sup> C Simplified Block Diagram	91
Figure 30. I <sup>2</sup> C System Configuration	92
Figure 31. I <sup>2</sup> C Start and Stop Conditions	92
Figure 32. Acknowledge Bit	93
Figure 33. Slave Address Example	94
Figure 34. Writing to a Single 8-Bit Register with the Write-Byte Protocol	95
Figure 35. Writing to Sequential Registers X to N	96
Figure 36. Example I <sup>2</sup> C Write 16-Bit Data Communication Sequence	97
Figure 37. Reading from a Single Register with the Read Byte Protocol	97
Figure 38. Reading Continuously from Sequential Registers X to N	98
Figure 39. Example I <sup>2</sup> C Read 16-Bit Data Communication Sequence	99

## MAX77658

# Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

## **LIST OF TABLES**

Fable 1. Regulator Summary	36
Fable 2. OTP Options Table	37
Fable 3. GPIO Mode	45
Fable 4. CHGIN Suspend State Truth Table	45
Fable 5. Enabling/Disabling DISQBAT while GPIO2 is in Alternate Mode	45
Fable 6. On/Off Controller Transition/State	47
Fable 7. Watchdog Timer Factory-Programmed Safety Options	55
Fable 8. Charger Quick Symbol Reference Guide	56
Fable 9. Input Current Limit Factory Options	59
Fable 10. AMUX Signal Transfer Functions	66
Fable 11. Battery Current Direction Decode	67
Fable 12. SIMO Available Output Current for Common Applications	72
Cable 13. Design Requirements	74
Fable 14. Summary of Design for Component Selection Example	77
Fable 15. Summary of Design with Lower Input Voltage	78
Fable 16. Switching Frequency Control	78
Fable 17. ModelGauge m5 EZ Performance	84
Fable 18. ModelGauge m5 Register Standard Resolutions	85
Fable 19. Serial Number Format	89
Fable 20. ModelGauge m5 Register Memory Map	90
Fable 21. I <sup>2</sup> C Slave Address Options	93

## **Absolute Maximum Ratings**

$ \begin{array}{llllllllllllllllllllllllllllllllllll$
nIRQ, nRST, SDA, AMUX, GPIO, ALRT Continous
Current ±20mA
CHGIN Continuous Current
SYS Continuous Current
BATT CHGR Continuous Current (Note 1) 1.2A <sub>RMS</sub>
IN_LDO0, IN_LDO1 to GND
LDO0, LDO1 to GND0.3V to V <sub>IN_LDO</sub> + 0.3V
$V_{IO}$ to GND0.3V to $\overline{V}_{SYS}$ + 0.3V
IN_SBB to PGND0.3V to +6.0V
LXA Continuous Current (Note 2)
LXB Continuous Current (Note 2)
SBB0, SBB1, SBB2 to PGND0.3V to +6.0V

BST to IN SBB	0.3V to +6.0V
BST to LXB	0.3V to +6.0V
SBB0, SBB1, SBB2 Short-Circuit Duration	Continuous
PGND to GND	0.3V to +0.3V
Operating Temperature Range	40°C to +125°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Soldering Temperature (reflow)	+260°C
Continuous Power Dissipation (Multilayer E	
derate 20.4mW/°C above +70°C)	
ALRT to GND	0.3V to +17V
REG to GND	0.3V to +2.2V
TH to GND0.3	
Continuous Source Current for TH	
Lead Temperature (soldering 10s)	+300°C
Current Limit of Sense Resistor (Continuo	us current at 100%
utilization (Note 3))	
Current Limit of Sense Resistor (Continue	
utilization (Note 3))	1.2A


- Note 1: Do not repeatedly hot-plug a source to the BATT CHGR terminal at a rate greater than 10Hz. Hot plugging low impedance sources results in an ~8A momentary (~2µs) current spike.
- Note 2: Do not externally bias LXA or LXB. LXA has internal clamping diodes to PGND and IN\_SBB. LXB has an internal low-side clamping diode to PGND and an internal high-side clamping diode that dynamically connects to a selected SIMO output. It is normal for these diodes to briefly conduct during switching events. When the SIMO regulator is disabled, the LXB to PGND absolute maximum voltage is -0.3V to V<sub>SBB0</sub> + 0.3V.
- Note 3: Guaranteed by design and not production tested. Total available utilization is 100,000 hours. Utilization is proportionately cumulative. See the <u>Current Measurement</u> section for a detailed explanation of the current limit under different utilization patterns.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **Package Information**

#### **WLP**

***	
Package Code	N362A3+1
Outline Number	<u>21-100490</u>
Land Pattern Number	Refer to Application Note 1891
THERMAL RESISTANCE, FOUR-LAYER BOARD	
Junction to Ambient (θ <sub>JA</sub> )	49°C/W (2s2p board)



For the latest package outline information and land patterns (footprints), go to <a href="www.analog.com/packages">www.analog.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <a href="www.analog.com/thermal-tutorial">www.analog.com/thermal-tutorial</a>.

#### **Electrical Characteristics**

 $(V_{CHGIN} = 0V, V_{SYS} = V_{BATT} = V_{IN\_SBB} = V_{IN\_LDOx} = 3.7V, V_{IO} = 1.8V$ , limits are 100% production tested at  $T_A = +25^{\circ}C$ . Limits over the operating temperature range  $(T_A = -40^{\circ}C \text{ to } +125^{\circ}C)$  are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
TOP-LEVEL	1			ı			'
Operating Voltage Range	V <sub>SYS</sub>			2.7		5.5	V
		Current measured into BATT and SYS	Fuel gauge is in shutdown mode		1.0	1.5	
Shutdown Supply Current	I <sub>SHDN</sub>	and IN_SBB and IN_LDOx, all resources are off	Fuel gauge is in hibernate mode		5.6	8.0	μA
Current	(LDO0, LDO1, SBB0, SBB1, SBB2), T <sub>A</sub> = +25°C		16.5	23			
Main Bias Quiescent Current	IQ	Main bias is in norma (CNFG_GLBL.SBIA_			28		μА
Quiescent Supply Current	lQ	Main bias is in low-power mode, current measured into BATT and SYS and IN_SBB and IN_LDOx; LDO0, LDO1, SBB0, SBB1, SBB2 are enabled with no load watchdog timer disabled, fuel gauge is in hibernate mode, T <sub>A</sub> = -40°C to +85°C			11.2	25	μА

#### **Electrical Characteristics—Global Resources**

 $(V_{SYS} = 3.7V, limits are 100\% production tested at T_A = +25^{\circ}C, limits over the operating temperature range (T_A = -40^{\circ}C to +125^{\circ}C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
GENERAL CHARACTER	ISTICS					•
Main Bias Enable Time	t <sub>SBIAS_EN</sub>			0.5		ms
VOLTAGE MONITORS /	POWER-ON RES	SET (POR)				
POR Threshold	V <sub>POR</sub>	V <sub>SYS</sub> falling		1.55		V
POR Threshold Hysteresis				150		mV
VOLTAGE MONITORS /	UNDERVOLTAG	E LOCKOUT (UVLO)				
UVLO Threshold	V <sub>SYSUVLO</sub>	V <sub>SYS</sub> falling	2.45	2.6	2.73	V
UVLO Threshold Hysteresis	V <sub>SYSUVLO_HY</sub>			200		mV
VOLTAGE MONITORS /	OVERVOLTAGE	LOCKOUT (OVLO)				
OVLO Threshold	V <sub>SYSOVLO</sub>	V <sub>SYS</sub> rising	5.70	5.85	6.00	V
THERMAL MONITORS						
Overtemperature- Lockout Threshold	T <sub>OTLO</sub>	T <sub>J</sub> rising		145		°C
Thermal Alarm Temperature 1	T <sub>JAL1</sub>	T <sub>J</sub> rising		80		°C
Thermal Alarm Temperature 2	T <sub>JAL2</sub>	T <sub>J</sub> rising		100		°C

## **Electrical Characteristics—Global Resources (continued)**

 $(V_{SYS} = 3.7V, limits are 100\% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +125°C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
Thermal Alarm Temperature Hysteresis					15		°C
ENABLE INPUT (nEN)							
nEN Input Leakage	1	V <sub>nEN</sub> = V <sub>CCINT</sub> =	T <sub>A</sub> = +25°C	-1	±0.001	+1	^
Current	I <sub>nEN_LKG</sub>	5.5V	T <sub>A</sub> = +125°C		±0.01		μA
nEN Input Falling Threshold	V <sub>TH_nEN_</sub> F	nEN Falling		V <sub>CCINT</sub> - 1.4	V <sub>CCINT</sub> - 1.0		V
nEN Input Rising Threshold	V <sub>TH_nEN_R</sub>	nEN Rising			V <sub>CCINT</sub> - 0.9	V <sub>CCINT</sub> - 0.6	V
			V <sub>CHGIN</sub> = 0V, battery is present (V <sub>BATT</sub> is valid)		V <sub>BATT</sub>		
V <sub>CC</sub> Internal	V <sub>CCINT</sub>	( <u>Note 4</u> )	V <sub>CHGIN</sub> = 5V, not suspended (CNFG_CHG_G.U SBS = 0)		VL		V
Debourse Time	4	CNFG_GLBL.DBEN	CNFG_GLBL.DBEN_nEN = 0		500		μs
Debounce Time	tDBNC_nEN	CNFG_GLBL.DBEN	CNFG_GLBL.DBEN_nEN = 1		30		ms
Manual Reset Time	t	CNFG_GLBL.T_MRT = 1		3	4	5	s
Mariual Reset Time	t <sub>MRST</sub>	CNFG_GLBL.T_MR	T = 0	7	8	10.5	5
nEN Internal Pullup	R <sub>nEN-PU</sub>	Pullup to V <sub>CCINT</sub>	PU_DIS = 0		200		kΩ
TIETY THE THAT I didp	NEN-PU	I diap to VCCIMI	PU_DIS = 1		10000		11.5.2
OPEN-DRAIN INTERRUP	PT OUTPUT (nIR	RQ)					
Output Voltage Low	V <sub>OL</sub>	I <sub>SINK</sub> = 2mA				0.4	V
Output Falling Edge Time	t <sub>f_nIRQ</sub>	C <sub>IRQ</sub> = 25pF			2		ns
		$V_{SYS} = V_{IO} = 5.5V$	T <sub>A</sub> = +25°C	-1	±0.001	+1	
Leakage Current	I <sub>nIRQ_LKG</sub>	nIRQ is high impedance (no interrupts) V <sub>nIRQ</sub> = 0V and 5.5V	T <sub>A</sub> = +125°C		±0.01		μΑ
OPEN-DRAIN RESET OU	JTPUT (nRST)						
Output Voltage Low	V <sub>OL</sub>	I <sub>SINK</sub> = 2mA				0.4	V
Output Falling Edge Time	t <sub>f_nRST</sub>	C <sub>RST</sub> = 25pF			2		ns
nRST Deassert Delay Time	<sup>t</sup> RSTODD	See Figure 11 and Finformation	igure 12 for more		5.12		ms
nRST Assert Delay Time	t <sub>RSTOAD</sub>				10.24		ms

## **Electrical Characteristics—Global Resources (continued)**

 $(V_{SYS} = 3.7V, limits are 100\% production tested at T_A = +25^{\circ}C, limits over the operating temperature range (T_A = -40^{\circ}C to +125^{\circ}C)$  are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
		$V_{SYS} = V_{IO} = 5.5V$	T <sub>A</sub> = +25°C	-1	±0.001	+1	
Leakage Current	I <sub>nRST_LKG</sub>	nRST is high impedance (no reset) V <sub>nRST</sub> = 0V and 5.5V	T <sub>A</sub> = +125°C		±0.01		μΑ
GENERAL PURPOSE IN	PUT/OUTPUT (	SPIO)	•				
Input Voltage Low	V <sub>IL</sub>	V <sub>IO</sub> = 1.8V				0.3 x V <sub>IO</sub>	V
Input Voltage High	$V_{IH}$	V <sub>IO</sub> = 1.8V		0.7 x V <sub>IO</sub>			V
		CNFG_GPIOx.DIR	T <sub>A</sub> = +25°C	-1	±0.001	+1	
Input Leakage Current	I <sub>GPI_LKG</sub>	= 1 V <sub>IO</sub> = 5.5V V <sub>GPIO</sub> = 0V and 5.5V	T <sub>A</sub> = +125°C		±0.01		μΑ
Output Voltage Low	$V_{OL}$	I <sub>SINK</sub> = 2mA				0.4	V
Output Voltage High	V <sub>OH</sub>	I <sub>SOURCE</sub> = 1mA		0.8 x V <sub>IO</sub>			V
Input Debounce Time	t <sub>DBNC_GPI</sub>	CNFG_GPIOx.DBE	N_GPI = 1		30		ms
Output Falling Edge Time	t <sub>f_GPIO</sub>	C <sub>GPIO</sub> = 25pF			3		ns
Output Rising Edge Time	t <sub>r_GPIO</sub>	C <sub>GPIO</sub> = 25pF			3		ns
FLEXIBLE POWER SEQ	JENCER						
FPS Startup Delay	t <sub>FPS_DLY</sub>				1.43		ms
Power-Up Event Periods	t <sub>EN</sub>	See <u>Figure 10</u>	·		1.28		ms
Power-Down Event Periods	t <sub>DIS</sub>	See Figure 10			2.56		ms

Note 4: See the <u>nEN Internal Pullup Resistors to V<sub>CCINT</sub></u> section for more details

## **Electrical Characteristics—Smart Power Selector Charger**

 $(V_{CHGIN} = 5.0V, V_{SYS} = 4.5V, V_{BATT} = 4.2V, limits are 100\% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +125°C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC INPUT						
CHGIN Valid Voltage Range	V <sub>CHGIN</sub>	Initial CHGIN voltage before enabling charging	4.1		7.25	V
CHGIN Standoff Voltage Range	V <sub>STANDOFF</sub>	DC rising		28		V
CHGIN Overvoltage Threshold	V <sub>CHGIN_OVP</sub>	DC rising	7.25	7.50	7.75	V
CHGIN Overvoltage Hysteresis				100		mV

## **Electrical Characteristics—Smart Power Selector Charger (continued)**

 $(V_{CHGIN} = 5.0V, V_{SYS} = 4.5V, V_{BATT} = 4.2V, limits are 100\% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +125°C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	CONE	DITIONS	MIN	TYP	MAX	UNITS
CHGIN Undervoltage	Various in a	DC rising	HYST_CHGINUVL O_100 = 0	4.0	4.1	4.2	V
Lockout	VCHGIN_UVLO	DC fishing	HYST_CHGINUVL O_100 = 1		3.6		
CHGIN Undervoltage-		HYST_CHGINUVLO	0_100 = 0		600		mV
Lockout Hysteresis		HYST_CHGINUVLO	)_100 = 1		100		] ""V
Input Current-Limit Range	I <sub>CHGIN-LIM</sub>	V <sub>SYS</sub> = V <sub>SYS-REG</sub> - programmable in 95		95		475	mA
Input Current-Limit		I <sub>CHGIN-LIM</sub> = 95mA 100mV	$V_{SYS} = V_{SYS-REG}$ -	90	95	100	mA
Accuracy		I <sub>CHGIN-LIM</sub> = 475m/ - 100mV	A, V <sub>SYS</sub> = V <sub>SYS-REG</sub>		475	500	IIIA
Minimum Input Voltage Regulation Range	V <sub>CHGIN-MIN</sub>	and/or high-impedar programmable in 10	V <sub>CHGIN</sub> falling due to loading conditions and/or high-impedance charge source, programmable in 100mV increments with CNFG CHG B.VCHGIN MIN[2:0]			4.7	V
Minimum Input Voltage Regulation Accuracy		V <sub>CHGIN-MIN</sub> = 4.5V (CNFG_CHG_B.VCHGIN_MIN[2:0] = 0b101), I <sub>CHGIN</sub> reduced by 10%		4.32	4.50	4.68	V
Charger Input Debounce Timer	t <sub>CHGIN-DB</sub>		V <sub>CHGIN</sub> = 5V, time before CHGIN is allowed to deliver current to SYS or BATT		120	140	ms
SUPPLY AND QUIESCE	NT CURRENTS						
CHGIN Supply Current	I <sub>CHGIN</sub>	V <sub>CHGIN</sub> = 5V, charg suspend (CNFG_CF charging is finished (STAT_CHG_B.CHo indicates done), I <sub>SY</sub>	HG_G.USBS = 0), G_DTLS[3:0]		1.0	1.8	mA
		V <sub>CHGIN</sub> = 0V to 1V, V <sub>BATT</sub> = 3.3V, I <sub>SYS</sub> = 0mA				50	μA
CHGIN Suspend Supply Current	I <sub>CHGIN-SUS</sub>	V <sub>CHGIN</sub> = 5V, charg (CNFG_CHG_G.US	er in USB suspend BS = 1)			50	μA
BATT Bias Current	I <sub>BATT-BIAS</sub>	V <sub>CHGIN</sub> = 5V, charg suspend (CNFG_CF charging is finished (STAT_CHG_B.CH indicates done), I <sub>SY</sub>	HG_G.USBS = 0), G_DTLS[3:0]		5		μА
PREQUALIFICATION							
Prequalification Voltage Threshold Range	V <sub>PQ</sub>	Programmable in 100mV steps with CNFG_CHG_C.CHG_PQ[2:0]		2.3		3.0	V
Prequalification Voltage Threshold Accuracy		V <sub>PQ</sub> = 3.0V		-3		+3	%
Prequalification Mode		V <sub>BATT</sub> = 2.5V V <sub>PQ</sub> = 3.0V	CNFG_CHG_B.I_P Q = 0		10		
Charge Current		Expressed as a percentage of IFAST-CHG	CNFG_CHG_B.I_P Q = 1	20		%	

## **Electrical Characteristics—Smart Power Selector Charger (continued)**

 $(V_{CHGIN} = 5.0V, V_{SYS} = 4.5V, V_{BATT} = 4.2V, limits are 100\% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +125°C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
Prequalification Safety Timer	t <sub>PQ</sub>	V <sub>BATT</sub> < V <sub>PQ</sub> = 3.0V	,	27	30	33	minutes
FAST-CHARGE		•					
Fast-Charge Voltage Range	V <sub>FAST-CHG</sub>	I <sub>BATT</sub> = 0mA, progra steps with CNFG_CI	immable in 25mV HG_G.CHG_CV[5:0]	3.6		4.6	V
Fast-Charge Voltage		I <sub>BATT</sub> = 0mA	V <sub>FAST-CHG</sub> = 4.3V, V <sub>SYS</sub> = 4.5V, T <sub>A</sub> = +25°C	-0.5		+0.5	- %
Accuracy		IBATT - UIIA	V <sub>FAST-CHG</sub> = 3.6V to 4.6V, V <sub>SYS</sub> = 4.8V			1.0	70
Fast-Charge Current Range	I <sub>FAST-CHG</sub>	Programmable in 7.5 CNFG_CHG_E.CHG		7.5		300	mA
Fast-Charge Current		T <sub>A</sub> = +25°C, V <sub>BATT</sub>	I <sub>FAST-CHG</sub> = 15mA	-1.5		+1.5	
Accuracy		= V <sub>FAST-CHG</sub> - 300mV	I <sub>FAST-CHG</sub> = 300mA	-2.0		+2.0	%
Fast-Charge Current Accuracy over Temperature			Across all current settings, V <sub>BATT</sub> = V <sub>FAST-CHG</sub> - 300mV, T <sub>A</sub> = -40°C to +125°C			+10	%
Fast-Charge Safety Timer Range	t <sub>FC</sub>	Programmable in 2 h disabled with CNFG_CHG_E.T_F, measured from preq fault	AST_CHG[1:0], time	3		7	hours
Fast-Charge Safety Timer Accuracy		t <sub>FC</sub> = 3 hours		-10		+10	%
Fast-Charge Safety Timer Suspend Threshold		Fast-charge CC mod timer paused when of below this threshold, percentage of I <sub>FAST</sub> .	expressed as a		20		%
Junction Temperature Regulation Setting Range	T <sub>J-REG</sub>		Programmable in 10°C steps with CNFG_CHG_D.TJ_REG[2:0]			100	°C
Junction Temperature Regulation Loop Gain	G <sub>TJ-REG</sub>	to maintain T <sub>J-REG</sub> ,	Rate at which I <sub>FAST-CHG</sub> /I <sub>PQ</sub> is reduced to maintain T <sub>J-REG</sub> , expressed a percentage of I <sub>FAST-CHG</sub> /I <sub>PQ</sub> per degree centigrade rise		-5.4		%/°C
Charge Current Soft- Start Slew Time		Zero to full-scale			1		ms

## **Electrical Characteristics—Smart Power Selector Charger (continued)**

 $(V_{CHGIN} = 5.0V, V_{SYS} = 4.5V, V_{BATT} = 4.2V, limits are 100\% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +125°C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
TERMINATION AND TOP	P-OFF						
		CNFG_CHG_C.I_TE expressed as a perc	ERM[1:0] = 0b00 entage of I <sub>FAST-CHG</sub>		5		
End-of-Charge	 	CNFG_CHG_C.I_TE expressed as a perc	ERM[1:0] = 0b01 entage of I <sub>FAST-CHG</sub>		7.5		
Termination Current	I <sub>TERM</sub>	CNFG_CHG_C.I_TE expressed as a perc	ERM[1:0] = 0b10 entage of I <sub>FAST-CHG</sub>	8.5	10	11.5	76
		CNFG_CHG_C.I_TE expressed as a perc		15			
Top-Off Timer Range	t <sub>TO</sub>	I <sub>BATT</sub> < I <sub>TERM</sub> , prog minute steps with CNFG_CHG_C.T_T	0		35	minutes	
Top-Off Timer Accuracy		t <sub>TO</sub> = 10 minutes	TO = 10 minutes			+10	%
Charge Restart Threshold	VRESTART	Charging is finished (STAT_CHG_B.CHC indicates done and CNFG_CHG_H.CHF Charging resumes w CHG - VRESTART		65	150		mV
End-of-Charge Termination Current		I <sub>FAST-CHG</sub> = 15mA, I <sub>TERM</sub> = 1.5mA (10% of I <sub>FAST-CHG</sub> ), T <sub>A</sub> = +25°C		1.35	1.5	1.65	mA
Accuracy		I <sub>FAST-CHG</sub> = 300mA, I <sub>TERM</sub> = 30mA (10% of I <sub>FAST-CHG</sub> ), T <sub>A</sub> = +25°C		27	30	33	IIIA
End-of-Charge Termination Current Glitch Filter					60		μs
DEVICE ON-RESISTANC	E AND LEAKA	GE					
BATT CHGR to SYS On-Resistance		V <sub>BATT</sub> = 3.7V, I <sub>BATT</sub> 0V, battery is discha	= 300mA, V <sub>CHGIN</sub> = rging to SYS		100	150	mΩ
Charger FET Leakage		$V_{SYS} = 4.5V$ ,	T <sub>A</sub> = +25°C		0.1	1.0	
Current		V <sub>BATT</sub> = 0V, charger disabled	T <sub>A</sub> = +125°C		1		μΑ
CHGIN to SYS On- Resistance					600		mΩ
Leavet FFT Leabers		V <sub>CHGIN</sub> = 0V,	T <sub>A</sub> = +25°C		0.1	1.0	
Input FET Leakage Current		V <sub>SYS</sub> = 4.2V, body- switched diode reverse biased	T <sub>A</sub> = +125°C		1		μA
SYSTEM NODE							•
System Voltage Regulation Range	V <sub>SYS-REG</sub>	Programmable in 50 CNFG_CHG_D.VSY		3.4		4.8	V
System Voltage	om Voltago		T <sub>A</sub> = +25°C	4.41	4.50	4.59	
System Voltage Regulation Accuracy	$V_{SYS}$	V <sub>SYS-REG</sub> = 4.5V, I <sub>SYS</sub> = 1mA	T <sub>A</sub> = -40°C to +125°C	4.365	4.5	4.635	V

## **Electrical Characteristics—Smart Power Selector Charger (continued)**

 $(V_{CHGIN} = 5.0V, V_{SYS} = 4.5V, V_{BATT} = 4.2V, limits are 100\% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +125°C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Minimum System Voltage Regulation Loop Setpoint	Vsys-min	VCHGIN = 5V, VSYS-REG = 4.5V, VSYS < VSYS-REG due to ICHGIN = ICHGIN-LIM (input in current limit), battery charging, IBATT reduced to 50% of IFAST-CHG (minimum system voltage regulation active)	4.34	4.4	4.45	٧
Supplement Mode System Voltage Regulation		I <sub>SYS</sub> = 150mA		V <sub>BATT</sub> - 0.15V		V
Active Discharge Resistance	R <sub>AD_SYS</sub>	When CNFG_GLBL.SFT_CTRL[1:0] = 0b11 and CHGIN is disconnected	80	140	260	Ω

## **Electrical Characteristics—Adjustable Thermistor Temperature Monitors**

 $(V_{CHGIN} = 5.0V, V_{SYS} = 4.5V, V_{BATT} = 4.2V, limits are 100\% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +125°C) are guaranteed by design and characterization, unless otherwise noted.)$ 

• , ,,	, •	, ,		•		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
JEITA TEMPERATURE	MONITORS		•			
Temperature Threshold Hysteresis		Temperature hysteresis set on each JEITA threshold		3		°C
JEITA Modified Fast- Charge Voltage Range	V <sub>FAST</sub> - CHG_JEITA	I <sub>BATT</sub> = 0mA, programmable in 25mV steps, battery is either cool or warm	3.6		4.6	V
JEITA Modified Fast- Charge Current Range	I <sub>FAST</sub> - CHG_JEITA	Programmable in 7.5mA steps, battery is either cool or warm	7.5		300	mA

## **Electrical Characteristics—Analog Multiplexer**

 $(V_{CHGIN} = 5.0V, V_{SYS} = 4.5V, V_{BATT} = 4.2V, limits are 100\% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +125°C) are guaranteed by design and characterization, unless otherwise noted.)$ 

	1						
PARAMETER	SYMBOL	COI	NDITIONS	MIN	TYP	MAX	UNITS
ANALOG MULTIPLEXER	₹						
Full-Scale Voltage	V <sub>FS</sub>				1.25		V
Channel Switching Time					0.3		μs
		V <sub>AMUX</sub> = 0V,	T <sub>A</sub> = +25°C		1	500	nA
Off Leakage Current	AMUX is high impedance	T <sub>A</sub> = +125°C		1		μA	
CHGIN POWER MEASU	REMENT						
CHGIN Current Monitor Gain	G <sub>ICHGIN</sub>	V <sub>FS</sub> corresponds setting	to maximum I <sub>CHGIN-LIM</sub>		2.632		V/A
CHGIN Voltage Monitor Gain	G <sub>VCHGIN</sub>	V <sub>FS</sub> corresponds	to V <sub>CHGIN_OVP</sub>		0.167		V/V
BATT AND SYS POWER	MEASUREMEN	Т					•
Battery Charge Current Monitor Gain	G <sub>IBATT-CHG</sub>		to 100% of I <sub>FAST-CHG</sub> HG_E.CHG_CC[5:0])		12.5		mV/%

## **Electrical Characteristics—Analog Multiplexer (continued)**

 $(V_{CHGIN} = 5.0V, V_{SYS} = 4.5V, V_{BATT} = 4.2V, limits are 100\% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +125°C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Charge Current Monitor		I <sub>FAST-CHG</sub> = 15mA, T <sub>A</sub> = +25°C, V <sub>BATT</sub> = V <sub>FAST-CHG</sub> - 300mV	-3.5		+3.5	. %
Accuracy		I <sub>FAST-CHG</sub> = 300mA, T <sub>A</sub> = +25°C, V <sub>BATT</sub> = V <sub>FAST-CHG</sub> - 300mV	-3.5		+3.5	70
Charge Current Monitor Accuracy over Temperature		Across all current settings, V <sub>BATT</sub> = V <sub>FAST-CHG</sub> - 300mV	-10		+10	%
Battery Discharge Monitor Full-Scale Current Range	I <sub>DISCHG</sub> - SCALE	Programmable with CNFG_CHG_I.IMON_DISCHG_ SCALE[3:0]	8.2		300	mA
Battery Discharge Current Monitor Accuracy		15mA to 300mA battery discharge current, IDISCHG-SCALE = 300mA	-15		+15	%
Battery Discharge Current Monitor Offset		I <sub>BATT</sub> = 0mA	-0.5		+0.8	mA
Battery-Voltage Monitor Gain	G <sub>VBATT</sub>	V <sub>FS</sub> corresponds to maximum V <sub>FAST-</sub> CHG setting		0.272		V/V
SYS Voltage Monitor Gain	G <sub>VSYS</sub>	V <sub>FS</sub> corresponds to maximum V <sub>SYS-REG</sub> setting		0.26		V/V

#### **Electrical Characteristics—SIMO Buck-Boost**

 $(V_{IN} = 3.7V, C_{SBBx} = 10\mu F, L = 1.5\mu H, limits are 100\% production tested at T_A = +25°C, limits over the operating temperature range <math>(T_A = -40°C \text{ to } +125°C)$  are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
GENERAL CHARACTER	STICS / OUTPI	UT VOLTAGE RANGE	(SBB0/1/2)				
Programmable Output Voltage Range	V <sub>SBBx</sub>			0.5		5.5	V
Output DAC Bits					8		bits
Output DAC LSB Size		0.5V to 5.5V	0.5V to 5.5V				mV
OUTPUT VOLTAGE ACC	CURACY			•			
Output Voltage Accuracy		V <sub>SBBx</sub> falling, threshold where LXA switches high; specified as a percentage of target output voltage	T <sub>A</sub> = -40°C to +125°C	-2.0		+2.0	%
OUT Over-Regulation Threshold	V <sub>OV</sub>	T <sub>A</sub> = +25°C			1.7	3	%
TIMING CHARACTERIS	TICS			•			
Enable Delay		first enable signal to	Delay time from the SIMO receiving its first enable signal to when it begins to switch in order to service that output		10		μѕ
Soft-Start Slew Rate	dV/dt <sub>SS</sub>	I <sub>PK</sub> = 1A, C <sub>OUT</sub> = 10	)μF		5.0		mV/μs

## **Electrical Characteristics—SIMO Buck-Boost (continued)**

 $(V_{IN} = 3.7V, C_{SBBX} = 10\mu F, L = 1.5\mu H, limits are 100\% production tested at T_A = +25°C, limits over the operating temperature range <math>(T_A = -40°C \text{ to } +125°C)$  are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
POWER STAGE CHARA	ACTERISTICS			•			
		SBB0, SBB1,	T <sub>A</sub> = +25°C	-1.0	±0.1	+1.0	
LXA Leakage Current		SBB2 are disabled, $V_{IN\_SBB} = 5.5V$ , $V_{LXA} = 0V$ , or 5.5V	T <sub>A</sub> = +125°C		±1.0		μA
		SBB0, SBB1,	T <sub>A</sub> = +25°C	-1.0	±0.1	+1.0	
LXB Leakage Current		SBB2 are disabled, $V_{IN\_SBB} = 5.5V$ , $V_{LXA} = 0V$ or 5.5V, all $V_{SBBx} = 5.5V$	T <sub>A</sub> = +125°C		±1.0		μА
		V <sub>IN_SBB</sub> = 5.5V,	T <sub>A</sub> = +25°C		+0.01	+1.0	
BST Leakage Current		$V_{LXB} = 5.5V, V_{BST}$ = 11V	T <sub>A</sub> = +125°C		+0.1		μA
		SBB0, SBB1,	T <sub>A</sub> = +25°C		+0.1	+1.0	
Disabled Output Leakage Current	act dis (AI V <sub>S</sub> V <sub>L</sub> V <sub>I</sub>	SBB2 are disabled, active-discharge disabled (ADE_SBBx = 0), V <sub>SBBx</sub> = 5.5V, V <sub>LXB</sub> = 0V, V <sub>SYS</sub> = V <sub>IN</sub> SBB = V <sub>BST</sub> = 5.5V	T <sub>A</sub> = +125°C		+0.2		μΑ
Active-Discharge Resistance	R <sub>AD_SBBx</sub>	SBB0, SBB1, SBB2 discharge enabled (CNFG_SBBx_B.AD		60	120	180	Ω
CONTROL SCHEME							
		CNFG_SBBx_B.IP_	SBBx[1:0] = 0b11	-18%	0.335	+18%	
Peak Current Limit	I <sub>P_SBB</sub> ( <u>Note</u>	CNFG_SBBx_B.IP_S	SBBx[1:0] = 0b10	-14%	0.500	+14%	A
T Can Guireill Lillill	<u>5</u> )	CNFG_SBBx_B.IP_S	SBBx[1:0] = 0b01	-8%	0.750	+8%	] ^
		CNFG_SBBx_B.IP_S	SBBx[1:0] = 0b00	-7%	1.000	+7%	
SIMO Output Fault Threshold	V <sub>SBBx_</sub> F	INT_GLBL1.SBBx_ F = 1, expressed as a percentage of V <sub>SBBx</sub>	Falling		80.0		%

Note 5: Typical values align with bench observations using the stated conditions with an inductor. Minimum and maximum values are tested in production with DC currents without an inductor. See the <u>Typical Operating Characteristics</u> SIMO switching waveforms to gain more insight on this specification.

## Electrical Characteristics—Low Dropout Linear Regulator (LDO)/Load Switch (LSW)

 $(V_{SYS} = V_{IN\_LDO} = 3.7V)$ , limits are 100% production tested at  $T_A = +25$ °C, limits over the operating temperature range ( $T_A = -40$ °C to +125°C) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP MAX	UNITS		
LDO0/1							
Input Voltage Pange	V <sub>IN_LDOx</sub>	LDO mode	1.71	5.5	\/		
Input Voltage Range		Switch mode	1.2	5.5	] V		

# Electrical Characteristics—Low Dropout Linear Regulator (LDO)/Load Switch (LSW) (continued)

 $(V_{SYS} = V_{IN\_LDO} = 3.7V)$ , limits are 100% production tested at  $T_A = +25$ °C, limits over the operating temperature range ( $T_A = -40$ °C to +125°C) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Quiescent Supply	l	I <sub>OUT_LDOx</sub> = 0		1.4	2.4	
Current	IN_LDOx	I <sub>OUT_LDOx</sub> = 0, switch mode		0.5	1.2	μA
Quiescent Supply Current in Dropout	I <sub>IN_DRP_LDOx</sub>	$\begin{vmatrix} I_{OUT\_LDOx} = 0, V_{IN\_LDOx} = 2.9V, V_{LDOx} \\ = 3V \end{vmatrix}$		2.1	4.6	μA
Maximum Output	lour LDO	$V_{IN\_LDOx} > 1.8V$	150			mA
Current	IOUT_LDOx	V <sub>IN_LDOx</sub> = 1.8V or lower	100			IIIA
Output Voltage	V <sub>OUT_LDOx</sub>		0.5		5.0	V
Output Accuracy		$V_{IN\_LDOx} = (V_{OUT\_LDOx} + 0.5V)$ or higher, $I_{OUT\_LDOx} = 1$ mA	-3.1		+3.1	%
Dropout Voltage	V <sub>DRP_LDOx</sub>	V <sub>IN_LDOx</sub> = 3V, LDOx programmed to 3V, I <sub>OUT_LDOx</sub> = 100mA			100	mV
Line Regulation		$V_{IN\_LDOx} = (V_{OUT\_LDOx} + 0.5 V)$ to 5.5V	-0.5		+0.5	%/V
Load Regulation		$V_{IN\_LDOx}$ = 1.8V or higher, $I_{OUT\_LDOx}$ = 100 $\mu$ A to 100mA		0.001	0.005	%/mA
Line Transient		V <sub>IN_LDOx</sub> = 4V to 5V, 5μs rise time		± 35		mV
Load Transient		I <sub>OUT_LDOx</sub> = 100μA to 10mA, 200ns rise time		100		- mV
Load Hansierit		I <sub>OUT_LDOx</sub> = 100μA to 100mA, 200ns rise time		200		liiv
Active-Discharge Resistance	R <sub>AD_LDOX</sub>		42	80	200	Ω
0 11 14 1 0	R <sub>ON_LDOx</sub>	V <sub>IN_LDOx</sub> = 2.7V, I <sub>OUT_LDOx</sub> = 100mA			0.5	
Switch Mode On- Resistance		V <sub>IN_LDOx</sub> = 1.8V, I <sub>OUT_LDOx</sub> = 50mA			8.0	Ω
		$V_{IN\_LDOx}$ = 1.2V, $I_{OUT\_LDOx}$ = 5mA			1.2	
Slew Rate		I <sub>OUT_LDOx</sub> = 0mA, time from 10% to 90% of final register value		2.2		- V/ms
Siew Rate		I <sub>OUT_LDOx</sub> = 0mA, time from 10% to 90% of final register value, switch mode		2.2		V/IIIS
Short-Circuit Current		$V_{IN\_LDOx}$ = 2.7V, $V_{OUT\_LDOx}$ = GND	230	550	880	
Limit		V <sub>IN_LDOx</sub> = 2.7V, V <sub>OUT_LDOx</sub> = 2.55V, switch mode	230	550		mA
		10Hz to 100kHz, V <sub>IN_LDOx</sub> = 5V, V <sub>OUT_LDOx</sub> = 3.3V		150		
Output Noise		10Hz to 100kHz, V <sub>IN_LDOx</sub> = 5V, V <sub>OUT_LDOx</sub> = 2.5V		125		]
		10Hz to 100kHz, V <sub>IN_LDOx</sub> = 5V, V <sub>OUT_LDOx</sub> = 1.2V		90		μV <sub>RMS</sub>
		10Hz to 100kHz, V <sub>IN_LDOx</sub> = 5V, V <sub>OUT_LDOx</sub> = 0.9V		80		1
Output DAC Bits		_		8		bits
Output DAC LSB Size				25		mV

# Electrical Characteristics—Low Dropout Linear Regulator (LDO)/Load Switch (LSW) (continued)

 $(V_{SYS} = V_{IN\_LDO} = 3.7V)$ , limits are 100% production tested at  $T_A = +25$ °C, limits over the operating temperature range ( $T_A = -40$ °C to +125°C) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDI	ITIONS	MIN	TYP	MAX	UNITS
LDO Output Fault Threshold	V <sub>LDOx_</sub> F	INT_GLBL1.LDOx_ F = 1, expressed as a percentage of V <sub>LDOx</sub>	Falling		87.5		%

## **Electrical Characteristics—Fuel Gauge**

 $(V_{BATT} = 2.3V \text{ to } 4.9V, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ typical value for } T_A \text{ is } +25^{\circ}\text{C}. \text{ Limits are } 100\% \text{ tested at } T_A = +25^{\circ}\text{C}. \text{ The operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)}$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY	•					•
Supply Voltage	V <sub>BATT</sub>		2.3		4.9	V
Hibernate Supply Current	I <sub>DD1</sub>	T <sub>A</sub> ≤ +50°C, average current		5.2	12	μA
Active Supply Current	I <sub>DD2</sub>	T <sub>A</sub> ≤ +50°C, average current not including thermistor measurement current		16	30	μA
Regulation Voltage	V <sub>REG</sub>			1.8		V
ANALOG-TO-DIGITAL C	ONVERSION					
BATT Measurement	\/	T <sub>A</sub> = +25°C	-7.5		+7.5	mV
Error	V <sub>GERR</sub>	-40°C ≤ T <sub>A</sub> ≤ +125°C	-20		+20	] IIIV
BATT Measurement Resolution	V <sub>LSB</sub>			78.125		μV
BATT Measurement Range	V <sub>FS</sub>		2.3		4.9	V
Sense Resistance	R <sub>SNS</sub>	T <sub>A</sub> = +25°C		35		mΩ
Current Measurement Offset Error	I <sub>OERR</sub>	Zero current, long term average		±1		mA
Current Measurement Resolution	I <sub>LSB</sub>			0.03125		mA
Current Measurement Gain Error	I <sub>GERR</sub>	( <u>Note 6</u> )		±2.5		% of Reading
Current Measurement		T <sub>A</sub> ≤ +50°C, 0.15A and 0.3A ( <i>Note 6</i> )	-3	±0.5	+3	% of
Error	I <sub>ERR</sub>	T <sub>A</sub> ≤ +50°C, 0.5A ( <u>Note 6</u> )		±1		Reading
Internal Temperature Measurement Error	TI <sub>GERR</sub>	-40°C ≤ T <sub>A</sub> ≤ +125°C		±1		°C
Internal Temperature Measurement Resolution	TI <sub>LSB</sub>			0.00391		°C
INPUT/OUTPUT						
External Thermistance	R <sub>EXT10</sub>	Config.R100 = 0		10		kΩ
Resistance	R <sub>EXT100</sub>	Config.R100 = 1		100		KLZ

## **Electrical Characteristics—Fuel Gauge (continued)**

 $(V_{BATT} = 2.3V \text{ to } 4.9V, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ typical value for } T_A \text{ is } +25^{\circ}\text{C}. \text{ Limits are } 100\% \text{ tested at } T_A = +25^{\circ}\text{C}. \text{ The operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Drive Low, ALRT	V <sub>OL</sub>	I <sub>OL</sub> = 4mA, V <sub>BATT</sub> = 2.3V	0.4		V	
Input Logic High, ALRT, SCL, SDA	V <sub>IH</sub>		1.5			V
Input Logic Low, ALRT, SCL, SDA	V <sub>IL</sub>				0.5	V
Battery-Detach Detection Threshold	V <sub>DET</sub>	Measured as a fraction of V <sub>BATT</sub> on TH rising	91	96.2	99	%
Battery-Detach Detection Threshold Hysteresis	V <sub>DET-HYS</sub>	Measured as a fraction of V <sub>BATT</sub> on TH falling		1		%
Battery-Detach Comparator Delay	t <sub>TOFF</sub>	TH step from 70% to 100% of V <sub>BATT</sub> (Alrtp = 0, EnAIN = 1, FTHRM = 1)			100	μs
LEAKAGE						
Leakage Current, CSN, ALRT	I <sub>LEAK</sub>	V <sub>ALRT</sub> < 15V	-1		+1	μA
Input Pulldown Current	I <sub>PD</sub>	V <sub>SDA</sub> = 0.4V, V <sub>SCL</sub> = 0.4V	0.05	0.2	0.4	μA
TIMING						
Time-Base Accuracy	t <sub>ERR</sub>	T <sub>A</sub> = +25°C	-1		+1	%
TH Precharge Time	t <sub>PRE</sub>		8.48		·	ms

## Electrical Characteristics—I<sup>2</sup>C Serial Communication

 $(V_{IN} = 3.7V, V_{IO} = 1.8V, limits are 100\% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +125°C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY	•		•			
V <sub>IO</sub> Voltage Range	V <sub>IO</sub>		1.7	1.8	3.6	V
V <sub>IO</sub> Bias Current		$V_{IO}$ = 3.6V, $V_{SDA}$ = $V_{SCL}$ = 0V or 3.6V, $T_A$ = +25°C	-1	0	+1	μA
		V <sub>IO</sub> = 1.7V, V <sub>SDA</sub> = V <sub>SCL</sub> = 0V or 1.7V	-1	0	+1	-
SDA AND SCL I/O STAG	E					
SCL, SDA Input High Voltage	V <sub>IH</sub>	V <sub>IO</sub> = 1.7V to 3.6V	0.7 x V <sub>IO</sub>			V
SCL, SDA Input Low Voltage	V <sub>IL</sub>	V <sub>IO</sub> = 1.7V to 3.6V			0.3 x V <sub>IO</sub>	V
SCL, SDA Input Hysteresis	V <sub>HYS</sub>			0.05 x V <sub>IO</sub>		V
SCL, SDA Input Leakage Current	II	$V_{IO} = 3.6V$ , $V_{SCL} = V_{SDA} = 0V$ and 3.6V	-10		+10	μΑ
SDA Output Low Voltage	V <sub>OL</sub>	Sinking 20mA			0.4	V
SCL, SDA Pin Capacitance	Cl			10		pF

# Electrical Characteristics—I<sup>2</sup>C Serial Communication (continued)


 $(V_{IN} = 3.7V, V_{IO} = 1.8V, limits are 100\% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +125°C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS				
Output Fall Time from V <sub>IH</sub> to V <sub>IL</sub>	t <sub>OF</sub> ( <u>Note 6</u> )				120	ns				
I <sup>2</sup> C-COMPATIBLE INTER	I <sup>2</sup> C-COMPATIBLE INTERFACE TIMING (STANDARD, FAST AND FAST-MODE PLUS) ( <u>Note 6</u> )									
Clock Frequency	f <sub>SCL</sub>		0		400	kHz				
Hold Time (REPEATED) START Condition	thd_sta		0.6			μs				
SCL Low Period	t <sub>LOW</sub>		1.3			μs				
SCL High Period	tHIGH		0.6			μs				
Setup Time REPEATED START Condition	tsu_sta		0.6			μs				
Data Hold Time	t <sub>HD_DAT</sub>		0			μs				
Data Setup Time	tsu_dat		100			ns				
Setup Time for STOP Condition	tsu_sto		0.6			μs				
Bus Free Time between STOP and START Condition	t <sub>BUF</sub>		1.3			μs				
Pulse Width of Suppressed Spikes	t <sub>SP</sub>	Maximum pulse width of spikes that must be suppressed by the input filter		50		ns				
I <sup>2</sup> C-COMPATIBLE INTER	I <sup>2</sup> C-COMPATIBLE INTERFACE TIMING (HIGH-SPEED MODE, C <sub>B</sub> = 400pF) ( <u>Note 6</u> )									
SCL Fall Time	t <sub>FCL</sub>	T <sub>A</sub> = +25°C	20		80	ns				

Note 6: Design guidance only. Not production tested.


## **Typical Operating Characteristics**

(Typical Applications Circuit.  $V_{CHGIN}$  = 0V,  $V_{SYS}$  =  $V_{IN\_SBB}$  =  $V_{BATT}$  = 3.7V,  $V_{IO}$  = 3.3V,  $T_{A}$  = +25°C, SIMO in automatic operation mode,  $V_{SBB0}$  = 1.8V,  $I_{P\_SBB0}$  = 0.5A,  $V_{SBB1}$  = 1.1V,  $I_{P\_SBB1}$  = 0.5A,  $V_{SBB2}$  = 3.3V,  $I_{P\_SBB2}$  = 1.0A, unless otherwise noted. Inductor = DFE201610E-1R5M,  $T_{SPH}$ , 91m $\Omega$ .)




## **Typical Operating Characteristics (continued)**

(Typical Applications Circuit.  $V_{CHGIN}$  = 0V,  $V_{SYS}$  =  $V_{IN\_SBB}$  =  $V_{BATT}$  = 3.7V,  $V_{IO}$  = 3.3V,  $T_{A}$  = +25°C, SIMO in automatic operation mode,  $V_{SBB0}$  = 1.8V,  $I_{P\_SBB0}$  = 0.5A,  $V_{SBB1}$  = 1.1V,  $I_{P\_SBB1}$  = 0.5A,  $V_{SBB2}$  = 3.3V,  $I_{P\_SBB2}$  = 1.0A, unless otherwise noted. Inductor = DFE201610E-1R5M,  $T_{SHH}$ , 91m $\Omega$ .)




## **Typical Operating Characteristics (continued)**

(Typical Applications Circuit.  $V_{CHGIN}$  = 0V,  $V_{SYS}$  =  $V_{IN\_SBB}$  =  $V_{BATT}$  = 3.7V,  $V_{IO}$  = 3.3V,  $T_{A}$  = +25°C, SIMO in automatic operation mode,  $V_{SBB0}$  = 1.8V,  $I_{P\_SBB0}$  = 0.5A,  $V_{SBB1}$  = 1.1V,  $I_{P\_SBB1}$  = 0.5A,  $V_{SBB2}$  = 3.3V,  $I_{P\_SBB2}$  = 1.0A, unless otherwise noted. Inductor = DFE201610E-1R5M, T.5µH, 91m $\Omega$ .)




## **Typical Operating Characteristics (continued)**

(Typical Applications Circuit.  $V_{CHGIN}$  = 0V,  $V_{SYS}$  =  $V_{IN\_SBB}$  =  $V_{BATT}$  = 3.7V,  $V_{IO}$  = 3.3V,  $T_{A}$  = +25°C, SIMO in automatic operation mode,  $V_{SBB0}$  = 1.8V,  $I_{P\_SBB0}$  = 0.5A,  $V_{SBB1}$  = 1.1V,  $I_{P\_SBB1}$  = 0.5A,  $V_{SBB2}$  = 3.3V,  $I_{P\_SBB2}$  = 1.0A, unless otherwise noted. Inductor = DFE201610E-1R5M,  $T_{SPH}$ , 91m $\Omega$ .)




## **Typical Operating Characteristics (continued)**

(Typical Applications Circuit.  $V_{CHGIN}$  = 0V,  $V_{SYS}$  =  $V_{IN\_SBB}$  =  $V_{BATT}$  = 3.7V,  $V_{IO}$  = 3.3V,  $T_{A}$  = +25°C, SIMO in automatic operation mode,  $V_{SBB0}$  = 1.8V,  $I_{P\_SBB0}$  = 0.5A,  $V_{SBB1}$  = 1.1V,  $I_{P\_SBB1}$  = 0.5A,  $V_{SBB2}$  = 3.3V,  $I_{P\_SBB2}$  = 1.0A, unless otherwise noted. Inductor = DFE201610E-1R5M,  $\overline{1.5}\mu H$ ,  $91m\Omega$ .)




## **Typical Operating Characteristics (continued)**

(Typical Applications Circuit.  $V_{CHGIN}$  = 0V,  $V_{SYS}$  =  $V_{IN\_SBB}$  =  $V_{BATT}$  = 3.7V,  $V_{IO}$  = 3.3V,  $T_{A}$  = +25°C, SIMO in automatic operation mode,  $V_{SBB0}$  = 1.8V,  $I_{P\_SBB0}$  = 0.5A,  $V_{SBB1}$  = 1.1V,  $I_{P\_SBB1}$  = 0.5A,  $V_{SBB2}$  = 3.3V,  $I_{P\_SBB2}$  = 1.0A, unless otherwise noted. Inductor = DFE201610E-1R5M,  $T_{SHH}$ , 91m $\Omega$ .)




## **Typical Operating Characteristics (continued)**

(Typical Applications Circuit.  $V_{CHGIN}$  = 0V,  $V_{SYS}$  =  $V_{IN\_SBB}$  =  $V_{BATT}$  = 3.7V,  $V_{IO}$  = 3.3V,  $T_{A}$  = +25°C, SIMO in automatic operation mode,  $V_{SBB0}$  = 1.8V,  $I_{P\_SBB0}$  = 0.5A,  $V_{SBB1}$  = 1.1V,  $I_{P\_SBB1}$  = 0.5A,  $V_{SBB2}$  = 3.3V,  $I_{P\_SBB2}$  = 1.0A, unless otherwise noted. Inductor = DFE201610E-1R5M,  $T_{SHH}$ , 91m $\Omega$ .)




## **Typical Operating Characteristics (continued)**

(Typical Applications Circuit.  $V_{CHGIN}$  = 0V,  $V_{SYS}$  =  $V_{IN\_SBB}$  =  $V_{BATT}$  = 3.7V,  $V_{IO}$  = 3.3V,  $T_{A}$  = +25°C, SIMO in automatic operation mode,  $V_{SBB0}$  = 1.8V,  $I_{P\_SBB0}$  = 0.5A,  $V_{SBB1}$  = 1.1V,  $I_{P\_SBB1}$  = 0.5A,  $V_{SBB2}$  = 3.3V,  $I_{P\_SBB2}$  = 1.0A, unless otherwise noted. Inductor = DFE201610E-1R5M,  $T_{SHH}$ , 91m $\Omega$ .)



## **Pin Configuration**

## **WLP**



## **Pin Description**

PIN	NAME	FUNCTION	TYPE
A6	NC	Not connected.	
TOP LEVEL			
В3	V <sub>IO</sub>	I <sup>2</sup> C Interface and GPIO Driver Power	Power Input
D1	nEN	Active-Low Enable Input. EN supports push-button, slide-switch, or logic mode configurations. If not used, connect EN to SYS and use the CNFG_SBBx_B.EN_SBBx[2:0] and CNFG_LDOx_B.EN_LDOx[2:0] bitfields to enable channels.	Digital Input
E3	nIRQ	Active-Low, Open-Drain Interrupt Output. Connect a 100kΩ pullup resistor between IRQ and a voltage equal to or less than V <sub>SYS</sub> .	Digital Output
F3	nRST	Active-Low, Open-Drain Reset Output. Connect a $100k\Omega$ pullup resistor between RST and a voltage equal to or less than $V_{SYS}$ .	Digital Output
B2	GPIO2	General Purpose Input/Output. The GPIO I/O stage is internally biased with V <sub>IO</sub> .	Digital I/O

# **Pin Description (continued)**

PIN	NAME	FUNCTION	TYPE
C2	GPIO1	General Purpose Input/Output. The GPIO I/O stage is internally biased with V <sub>IO</sub> .	Digital I/O
D2	GPIO0	General Purpose Input/Output. The GPIO I/O stage is internally biased with V <sub>IO</sub> .	Digital I/O
B4	SCL	I <sup>2</sup> C Clock	
C4	SDA	I <sup>2</sup> C Data	Digital I/O
C1	AMUX	Analog Multiplexer Output. Connect to system ADC to perform conversions on charger power signals.	Analog Output
C3, C6, D3	GND	Quiet Ground. Connect GND to PGND, and the low-impedance ground plane of the PCB.	Ground
CHARGER			
A1	CHGIN	Charger Input. Connect to a DC charging source. Bypass to PGND with a 4.7µF ceramic capacitor.	Power Input
A2	SYS	System Power Output. SYS provides power to the system resources as well as the control logic of the device. Connect to IN_SBB and bypass to GND with a 22µF ceramic capacitor.	Power Output
A3	BATT CHGR	Battery Connection to the Charger. Connect to SYS FG pin if fuel gauge is intended to be used. Otherwise, connect to positive battery terminal. Bypass to GND with a 4.7µF ceramic capacitor.	Power I/O
B1	VL	Internal charger 3V logic supply powered from CHGIN. Bypass to GND with a $1\mu F$ ceramic capacitor. Do not load $V_L$ externally.	Power Output
A4	TH	Thermistor Input. Connect a thermistor from TH to GND. TH also provides battery insertion/removal detection. Connect to BATT if not used.	
SIMO BUCK-B	OOST		
D6	IN_SBB	SIMO Power Input. Connect IN_SBB to SYS and bypass to PGND with a minimum of 10µF ceramic capacitor as close as possible to the IN_SBB pin.	Power Input
F4	SBB0	SIMO Buck-Boost Output 0. SBB0 is the power output for channel 0 of the SIMO buck-boost. Bypass SBB0 to PGND with a 22µF ceramic capacitor. If not used, see the <i>Unused Outputs</i> section.	Power Output
D4	SBB1	SIMO Buck-Boost Output 1. SBB1 is the power output for channel 1 of the SIMO buck-boost. Bypass SBB1 to PGND with a 22µF ceramic capacitor. If not used, see the <i>Unused Outputs</i> section.	Power Output
D5	SBB2	SIMO Buck-Boost Output 2. SBB2 is the power output for channel 2 of the SIMO buck-boost. Bypass SBB2 to PGND with a 22µF ceramic capacitor. If not used, see the <i>Unused Outputs</i> section.	Power Output
F5	BST	SIMO Power Input for the High-Side Output NMOS Drivers. Connect a 10nF ceramic capacitor between BST and LXB.	Power Input
E4, E5	LXB	Switching Node B. LXB is driven between PGND and SBBx when SBBx is enabled. LXB is driven to PGND when all SIMO channels are disabled. Connect a 1.5µH inductor between LXA and LXB.	Power Input
E6	LXA	Switching Node A. LXA is driven between PGND and IN_SBB when any SIMO channel is enabled. LXA is driven to PGND when all SIMO channels are disabled. Connect a 1.5µH inductor between LXA and LXB.	Power I/O
F6	PGND	Power ground for the SIMO low-side FETs. Connect PGND to GND, and the low-impedance ground plane of the PCB.	Ground
LDO			
F2	IN_LDO0	Linear Regulator Input. If connected to a SIMO output with a short trace, IN_LDO0 can share the output's capacitor. Otherwise, bypass with a 2.2µF ceramic capacitor to ground. If not used, connect to ground or leave unconnected.	Power Input

# **Pin Description (continued)**

PIN	NAME	FUNCTION	TYPE
E2	IN_LDO1	Linear Regulator Input. If connected to a SIMO output with a short trace, IN_LDO1 can share the output's capacitor. Otherwise, bypass with a 2.2µF ceramic capacitor to ground. If not used, connect to ground or leave unconnected.	Power Input
F1	LDO0	Linear Regulator Output 0. Bypass with a 1.0µF ceramic capacitor to GND. If not used, disable LDO0 and connect this pin to ground or leave unconnected.	Power Output
E1	LDO1	Linear Regulator Output 1. Bypass with a 1.0µF ceramic capacitor to GND. If not used, disable LDO1 and connect this pin to ground or leave unconnected.	Power Output
<b>FUEL GAUGE</b>			
B5	ALRT	Alert Output. The ALRT pin is an open-drain active-low output which indicates fuel-gauge alerts. Connect to GND if not used.	
C5	REG Internal 1.8V Regulator Output. Bypass with an external 0.47µF capacitor to GND. Do not load externally.		
A5	SYS FG	System Power of Fuel Gauge. Connect to BATT CHGR or connect to system load.	
В6	BATT	IC Power Supply and Battery Voltage Sense Input. Connect to the positive terminal of a battery cell. Bypass with a 4.7µF capacitor to GND.	

#### **Detailed Description**

The MAX77658 provides a highly-integrated battery charging and power management solution for low-power applications.

The linear charger can charge various Li+ batteries with a wide range of charge current and charger termination voltage options. Temperature monitoring and JEITA compliance settings add additional functionality and safety to the charger.

Five regulators are integrated within this device (see <u>Table 1</u>). A single-inductor, multiple output (SIMO) buck-boost regulator provides three highly-efficient and independently programmable power rails. Two 150mA low-dropout linear regulators (LDOs) provide ripple rejection for audio and other noise sensitive applications.

An ultra-low power fuel gauge that implements the ModelGauge m5 EZ algorithm is also packed into the MAX77658. The ModelGauge m5 algorithm combines the short-term accuracy and linearity of a coulomb-counter with the long-term stability of a voltage-based fuel gauge, along with temperature compensation to provide industry-leading fuel gauge accuracy. The additional robustness from the ModelGauge m5 EZ algorithm enables simpler implementation for most applications and batteries by avoiding time-consuming battery characterization.

This device includes other features such as an analog multiplexer that switches several internal voltage and current signals to an external node for monitoring with an external ADC. A bidirectional I<sup>2</sup>C serial interface allows for configuring and checking the status of the device. An internal on/off controller provides regulator sequencing and supervisory functionality for the device.

**Table 1. Regulator Summary** 

REGULATOR NAME	REGULATOR TOPOLOGY	MAXIMUM I <sub>OUT</sub> (mA)	V <sub>IN</sub> RANGE	MAX77658 V <sub>OUT</sub> RANGE/ RESOLUTION
SBB0	SIMO	Up to 500*	2.7 to 5.5V	0.5V to 5.5V in 25mV steps
SBB1	SIMO	Up to 500*	2.7 to 5.5V	0.5V to 5.5V in 25mV steps
SBB2	SIMO	Up to 750*	2.7 to 5.5V	0.5V to 5.5V in 25mV steps
LDO0/1	PMOS LDOs	150	1.7 to 5.5V	0.5V to 5V in 25mV steps

<sup>\*</sup>Shared capacity with other SBBx channels. See the SIMO Available Output Current section for more information.

#### **Part Number Decoding**

The MAX77658 has different one-time programmable (OTP) options to support a variety of applications. OTP options set default settings such as output voltage or CHGIN current limit. See <u>Figure 1</u> for how to identify these. <u>Table 2</u> list all available OTP options. Refer to the <u>Analog Devices naming convention</u> for more details.




Figure 1. Part Number Decode

# **Table 2. OTP Options Table**

			0	OTP LETTER AND SETTINGS			
BLOCK	BIT FIELD NAME	SETTING NAME	Α	В	L	S	
	SBIA_LPM	Bias Low-Power Mode	NPM	NPM	NPM	NPM	
	DBEN_nEN	nEN Debounce Time	500µs	500µs	500µs	500µs	
	nEN_MODE	nEN Mode	Push- Button	Push- Button	Slide- Switch	Push- Button	
	T_MRST	Manual Reset Time	8s	8s	8s	8s	
Global	ALT_GPIO0	GPIO0 Mode	GPIO	GPIO	GPIO	GPIO	
	ALT_GPIO1	GPIO1 Mode	GPIO	Alt.	GPIO	GPIO	
	ALT_GPIO2	GPIO2 Mode	GPIO	GPIO	GPIO	GPIO	
	ADDR	I <sup>2</sup> C Address (7-Bit)	0x48	0x48	0x48	0x40	
	DIDM	Device ID for Metal Options	0b0	0b0	0b0	0b0	
	CID[4:0]	Chip ID	0x01	0x0B	0x11	0x12	
Watchdog	WDT_LOCK	Watchdog Timer Disable Control	Unlocked	Unlocked	Unlocked	Unlocked	
	WDT_EN	Watchdog Timer Enable	Disabled	Disabled	Disabled	Enabled	
	SBB_F_SHUTDN	SBB Shutdown from SBB Faults	Disabled	Disabled	Disabled	Disabled	
	TV_SBB0[7:0]	SBB0 V <sub>OUT</sub>	3.300V	1.100V	4.400V	1.8V	
	IP_SBB0[1:0]	SBB0 Inductor Current Peak Limit	1.000A	0.500A	1.000A	1.000A	
SIMO	OP_MODE[1:0] (SBB0) SBB0 Operating Mode		Automatic	Automatic	Buck- Boost	Buck	
	ADE_SBB0 Active-Discharge Resistor Enable		Enabled	Enabled	Enabled	Enabled	
	EN_SBB0[2:0]	SBB0 Enable Control	FPS Slot 0	Off	FPS Slot 0	FPS Slot 3	
	TV_SBB1[7:0]	SBB1 V <sub>OUT</sub>	1.500V	1.800V	1.800V	0.800V	

**Table 2. OTP Options Table (continued)** 

				OTP LETTER AND SETTINGS			
	IP_SBB1[1:0]	SBB1 Inductor Current Peak Limit	1.000A	0.500A	1.000A	0.500A	
	OP_MODE[1:0] (SBB1)	SBB1 Operating Mode	Automatic	Automatic	Automatic	Buck	
	ADE_SBB1	Active-Discharge Resistor Enable	Enabled	Enabled	Enabled	Enabled	
	EN_SBB1[2:0]	SBB1 Enable Control	FPS Slot 0	On	FPS Slot 1	Off	
	TV_SBB2[7:0]	SBB2 V <sub>OUT</sub>	0.900V	3.300V	1.100V	0.650V	
	IP_SBB2[1:0]	SBB2 Inductor Current Peak Limit	1.000A	1.000A	1.000A	0.500A	
	OP_MODE[1:0] (SBB2)	SBB2 Operating Mode	Automatic	Automatic	Automatic	Buck	
	ADE_SBB2	Active-Discharge Resistor Enable	Enabled	Enabled	Enabled	Enabled	
	EN_SBB2[2:0]	SBB2 Enable Control	FPS Slot 0	Off	FPS Slot 1	Off	
	TV_OFS_LDO0 and TV_LDO0[6:0]	LDO0 V <sub>OUT</sub>	1.800V	1.800V	1.800V	4.000	
	LDO0_MD	LDO or LSW Mode	LDO	LSW	LSW	LSW	
	ADE_LDO0	Active-Discharge Resistor Enable	Enabled	Enabled	Disabled	Enabled	
LDO	EN_LDO0[2:0]	LDO0 Enable Control	FPS Slot 0	Off	FPS Slot 0	Off	
LDO	TV_OFS_LDO1 and TV_LDO1[6:0]	LDO1 V <sub>OUT</sub>	1.800V	1.800V	1.800V	1.800V	
	LDO1_MD	LDO or LSW Mode	LDO	LDO	LDO	LSW	
	ADE_LDO1	Active-Discharge Resistor Enable	Enabled	Enabled	Disabled	Enabled	
	EN_LDO1[2:0]	LDO1 Enable Control	FPS Slot 0	Off	FPS Slot 0	Off	
	CHG_EN	Charger Enable	Disabled	Enabled	Enabled	Enabled	
Charger	ICHGIN_LIM_DEF	Default Charger Input Current Limit	475mA	475mA	475mA	475mA	

<sup>\*</sup>Future OTP option. Contact Analog Devices for availability.

## **Support Material**

The following support materials are available for this device:

- MAX77658 Programmer's Guide: Basic software implementation advice. Contact <u>Analog Devices</u> for document availability.
- MAX77658 <u>SIMO Calculator</u>: Tool to estimate supported maximum current and ripple for specified conditions.
- ModelGauge m5 EZ User Guide
  - · Documents full fuel gauge register set
  - · More details about ModelGauge m5 algorithm
  - · Discusses additional applications
- ModelGauge m5 EZ Software Implementation Guide
  - Guidelines for software drivers for ModelGauge m5 EZ including example code

## **Top-Level Interconnect Simplified Diagram**

Figure 2 shows the same major blocks as the Typical Applications Circuit with an increased emphasis on the routing

between each block. This diagram is intended to familiarize the user with the landscape of the device. Many of the details associated with these signals are discussed throughout the data sheet. At this stage of the data sheet, note the addition of the main bias and clock block that are not shown in the <u>Typical Applications Circuit</u> section. The main bias and clock block provides voltage, current, and clock references for other blocks as well as many resources for the top-level digital control.




Figure 2. Top-Level Interconnect Simplified Diagram

## **Detailed Description—Global Resources**

The global resources encompass a set of circuits that serve the entire device and ensure safe, consistent, and reliable operation.

#### **Features and Benefits**

- Voltage Monitors
  - SYS POR (power-on-reset) comparator generates a reset signal upon power-up.
  - SYS undervoltage ensures repeatable behavior when power is applied to and removed from the device.
  - SYS overvoltage monitor inhibits operation with overvoltage power sources to ensure reliability in faulty environments.
- Thermal Monitors
  - +145°C junction temperature shutdown
- Manual Reset
  - · 4s or 8s period
- Wake-Up Events
  - · Charger insertion (with 120ms debounce)
  - · nEN input assertion
- Interrupt Handler
  - Digital interrupt output (nIRQ)
  - · All interrupts are maskable
- Push-Button/Slide-Switch/Logic Mode On-key (nEN)
  - · Configurable push-button/slide-switch/logic mode functionality
  - 500µs or 30ms debounce timer interfaces directly with mechanical switches
- On/Off Controller
  - · Startup/shut-down sequencing
  - · Programmable sequencing delay
- GPIO, RST Digital I/Os

#### **Voltage Monitors**

The device monitors the system voltage ( $V_{SYS}$ ) to ensure proper operation using three comparators (POR, UVLO, and OVLO). These comparators include hysteresis to prevent their outputs from toggling between states during noisy system transitions.

### **SYS POR Comparator**

The SYS POR comparator monitors  $V_{SYS}$  and generates a power-on reset signal (POR). When  $V_{SYS}$  is below  $V_{POR}$ , the device is held in reset (SYSRST = 1). When  $V_{SYS}$  rises above  $V_{POR}$ , internal signals and on-chip memory stabilize and the device is released from reset (SYSRST = 0).

#### **SYS Undervoltage-Lockout Comparator**

The SYS undervoltage-lockout (UVLO) comparator monitors  $V_{SYS}$  and generates a SYSUVLO signal when the  $V_{SYS}$  falls below UVLO threshold. The SYSUVLO signal is provided to the top-level digital controller. See <u>Figure 7</u> and <u>Table 6</u> for additional information regarding the UVLO comparator:

- When the device is in the shutdown state, the UVLO comparator is disabled.
- When transitioning out of the shutdown state, the UVLO comparator is enabled allowing the device to check for sufficient input voltage. If the device has sufficient input voltage, it can transition to the resource on state; if there is insufficient input voltage, the device transitions back to the shutdown state.

#### **SYS Overvoltage-Lockout Comparator**

The device is rated for 5.5V maximum operating voltage (VSYS) with an absolute maximum input voltage of 6.0V. An

## MAX77658

# Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

overvoltage-lockout monitor increases the robustness of the device by inhibiting operation when the supply voltage is greater than  $V_{SYSOVIO}$ . See <u>Figure 7</u> and <u>Table 6</u> for additional information regarding the OVLO comparator:

• When the device is in the shutdown state, the OVLO comparator is disabled.

### **Thermal Monitors**

MAX77658 has three global on-chip thermal sensors:

- Junction Temperature Alarm 1 → 80°C
- Junction Temperature Alarm 2 → 100°C
- Junction Temperature Shutdown → 145°C

The junction temperature alarms have maskable rising interrupts as well as status bits (see the <u>Register Map</u> section for more information). Unmasking these thermal alarms is recommended for all systems. If the first alarm is triggered, the system software should attempt to lower system power dissipation. If the second alarm is triggered, then attempts to lower the power dissipation were unsuccessful and the system software should turn the device off. Finally, if the junction temperature rises to junction temperature shutdown, then the MAX77658 sets the ERCFLAG.TOVLD bit and automatically turns itself off.

After a junction temperature shutdown event, the system can be enabled again. The system software can read the ERCFLAG register during initialization to see ERCFLAG.TOVLD = 1 and log that an extreme thermal event has occurred.

### Chip Identification

The MAX77658 offers different one-time-programmable (OTP) options to, for example, set the default output voltages. These options are identified by the chip identification number, which can be read in the CID register.

### **nEN Enable Input**

nEN is an active-low internally debounced digital input that typically comes from the system's on-key. The debounce time is programmable with CNFG\_GLBL0.DBEN\_nEN[1:0]. The primary purpose of this input is to generate a wake-up signal for the PMIC that turns on the regulators. Maskable rising/falling interrupts are available for nEN (<a href="INT\_GLBL0.nEN\_R">INT\_GLBL0.nEN\_F</a>) for alternate functionality.

The nEN input can be configured to work either with a push-button (CNFG\_GLBL.nEN\_MODE[1:0] = 0b00), a slide-switch (CNFG\_GLBL.nEN\_MODE[1:0] = 0b01), or Logic Mode (CNFG\_GLBL0.nEN\_MODE[1:0] = 0b10). See <u>Figure 3</u> for more information. In both push-button mode and slide-switch mode, the on/off controller looks for a falling edge on the nEN input to initiate a power-up sequence.

#### **nEN Manual Reset**

nEN works as a manual reset input when the on/off controller is in the "Resource-On" state. The manual reset function is useful for forcing a power-down in case communication with the processor fails.

When nEN is configured for push-button mode and the input is asserted (nEN = LOW) for an extended period ( $t_{MRST}$ ), the on/off controller initiates a power-down sequence and goes to Shutdown mode. When nEN is configured for slide-switch mode and the input is deasserted (nEN = HIGH) for an extended period ( $t_{MRST}$ ), the on/off controller initiates a power-down sequence and goes to Shutdown mode.

When nEN is configured as a logic mode, the on/off controller initiates a power-up sequence and goes into Resource ON mode when the input is asserted (nEN = LOW). When the input is deasserted (nEN = HIGH), the on/off controller initiates a power-down sequence and goes into Shutdown mode.

### nEN Triple-Functionality: Push-Button vs. Slide-Switch vs. Logic

The nEN digital input can be configured to work with a push-button, a slide-switch, or a logic input. The following timing diagram shows nEN's triple functionality for power-on sequencing and manual reset. The default configuration of the device is push-button mode (CNFG\_GLBL0.nEN\_MODE = 0b00) and no additional programming is necessary. Applications that use a slide-switch on-key and logic configuration must set CNFG\_GLBL0.nEN\_MODE = 0b01 and CNFG\_GLBL0.nEN\_MODE = 0b10 respectively within t<sub>MRST</sub>.




Figure 3. nEN Usage Timing Diagram

# nEN Internal Pullup Resistors to V<sub>CCINT</sub>

The nEN logic thresholds are referenced to  $V_{CCINT}$ . There are internal pullup resistors between nEN and  $V_{CCINT}$  ( $R_{nEN\_PU}$ ), which can be configured with the CNFG\_GLBL.PU\_DIS bit. See <u>Figure 4</u>. While CNFG\_GLBL.PU\_DIS = 0, the pullup value is approximately  $200k\Omega$ . While CNFG\_GLBL.PU\_DIS = 1, the pullup value is  $10M\Omega$ .

Applications using a slide-switch on-key or logic mode can reduce quiescent current consumption by changing pullup strength to  $10M\Omega$ . Applications using normally-open, momentary, and push-button on-keys (as shown in Figure 4) do not create this leakage path and should use the stronger  $200k\Omega$  pullup option.




Figure 4. nEN Pullup Resistor Configuration

### **Debounced Input**

The nEN is debounced on both rising and falling edges to reject undesired transitions. The input must be at a stable logic level for the entire debounce period for the output to change its logic state. Figure 5 shows an example timing diagram for the nEN debounce.




Figure 5. Debounced Input

### Interrupts (nIRQ)

nIRQ is an active-low, open-drain output that is typically routed to the host processor's interrupt input to signal an important change in device status. See the <u>Register Map</u> section for a comprehensive list of all interrupt bits and status registers.

A pullup resistor to a voltage less than or equal to  $V_{SYS}$  is required for this node. nIRQ is the logical NOR of all unmasked interrupt bits in the register map.

All interrupts are masked by default. Masked interrupt bits do not cause the nIRQ pin to change. Unmask the interrupt bits to allow nIRQ to assert.

#### Reset Output (nRST)

nRST is an open-drain, active-low output that is typically used to hold the processor in a reset state when the device is powered down. During a power-up sequence, the nRST deasserts after the last regulator in the power-up chain is enabled ( $t_{RSTODD}$ ). During a power-down sequence, the nRST output asserts before any regulator is powered down ( $t_{RSTOAD}$ ). See <u>Figure 11</u> for nRST timing.

A pullup resistor to a voltage less than or equal to V<sub>SYS</sub> is required for this node.

# **General-Purpose Input Output (GPIO)**

The MAX77658 provides general-purpose input/output (GPIO) pins to increase system flexibility. See <u>Figure 6</u> for more details.

Clear CNFG\_GPIOx.DIR to configure GPIO as a general-purpose output (GPO). The GPO can either be in push-pull mode (CNFG\_GPIOx.DRV = 1) or open-drain mode (CNFG\_GPIOx.DRV = 0).

- The push-pull output mode is ideal for applications that need fast (~2ns) edges and low power consumption.
- The open-drain mode requires an external pullup resistor (typically  $10k\Omega$  to  $100k\Omega$ ). Connect the external pullup resistor to a bias voltage that is less than or equal to  $V_{IO}$ .
  - The open-drain mode can be used to communicate to different logic domains. For example, to send a signal from the GPO on a 1.8V logic domain (V<sub>IO</sub> = 1.8V) to a device on a 1.2V logic domain, connect the external pullup resistor to 1.2V.
  - The open-drain mode can be used to connect several open-drain (or open-collector) devices together on the same bus to create wired logic (wired AND logic is positive-true; wired OR logic is negative-true).
- The general-purpose input (GPI) functions are still available while the pin is configured as a GPO. In other words, the CNFG\_GPIOx.DI (input status) bit still functions and does not collide with the state of the CNFG\_GPIOx.DIR bit.

Set CNFG\_GPIOx.DIR to have the GPIO function as a GPI. The GPI features a 30ms debounce timer ( $t_{DBNC\_GPI}$ ) that can be enabled or disabled with DBEN\_GPI.

- Enable the debounce timer (CNFG\_GPIOx.DBEN\_GPI = 1) if the GPI is connected to a device that can bounce or chatter, like a mechanical switch.
- If the GPI is connected to a circuit with clean logic transitions and no risk of bounce, disable the debounce timer (CNFG\_GPIOx.DBEN\_GPI = 0) to eliminate logic delays. With no debounce timer, the GPI input logic propagates to nIRQ in 10ns.

A dedicated internal oscillator is used to create the 30ms ( $t_{DBNC\_GPI}$ ) debounce timer. To obtain low  $V_{IO}$  supply current, ensure the GPIO voltage is either logic high or logic low. If the GPIO pin is unconnected (either as a GPI or an open-drain GPO) and  $V_{IO}$  is powered, the GPIO voltage trends towards the logic level gray area (0.3 x  $V_{IO}$  <  $V_{GPIO}$  < 0.7 x  $V_{IO}$ ). If  $V_{GPIO}$  is in the gray area,  $V_{IO}$  current can be more than  $10\mu A$ .

The GPI features edge detectors that feed into the top-level interrupt system of the chip. This allows software to use interrupts to service events associated with a GPI change instead of polling for these changes.

- If the application wants nIRQ to go low **only on a GPI rising edge**, then it should **clear** the GPI rising edge interrupt mask bit (INTM\_GLBL1.GPI\_RM = **0**) and **set** the GPI falling edge interrupt mask bit (INTM\_GLBL1.GPI\_FM = **1**).
- If the application wants nIRQ to go low only on a GPI falling edge, then it should set the GPI rising edge interrupt
  mask bit (INTM\_GLBL1.GPI\_RM = 1) and clear the GPI falling edge interrupt mask bit (INTM\_GLBL1.GPI\_FM = 0).
- If the application wants nIRQ to go low on both GPI falling and rising edges, then it should clear the GPI rising edge interrupt mask bit (INTM\_GLBL1.GPI\_RM = 0) and clear the GPI falling edge interrupt mask bit (INTM\_GLBL1.GPI\_FM = 0).




Figure 6. GPIOx Block Diagram

#### **Alternate Mode**

Each GPIO in the MAX77658 can be configured to have a different function. Whether a particular GPIO is in GPIO mode or an alternate mode can be checked by reading the CNFG\_GPIOx.ALT\_GPIOx bit. <u>Table 3</u> summarizes the alternate functions for each GPIO.

## **Table 3. GPIO Mode**

GPIOx		CNFG_GPIOx REGISTER			
GFIOX	ALT_GPIOx = 0	ALT_GPIOx = 1			
GPIO0	Standard GPIO	Active-high input, enables force USB suspend (FUS). FUS is only active if the FUS_M bit is set to 0.			
GPIO1	Standard GPIO	Standard GPIO Active-high input, controls the DVS feature for SBB0.			
GPIO2	Standard GPIO	Active-high input, enables DISQBAT.			

# **Table 4. CHGIN Suspend State Truth Table**

CNFG_CHG_G.USBS	CNFG_CHG_G.FUS_M	GPIO0	CHGIN TO SYS FET
0	0	0	ON
0	0	1	OFF
0	1	Х	ON
1	X	Х	OFF

## Table 5. Enabling/Disabling DISQBAT while GPIO2 is in Alternate Mode

GPIO2	CHARGING PATH FROM SYS TO BATT CHGR	
0	ON	
1	OFF	

## MAX77658

# Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

### **On/Off Controller**

The on/off controller monitors multiple power-up (wake-up) and power-down (shutdown) conditions to enable or disable resources that are necessary for the system and its processor to move between its operating modes.

Please note the on/off controller described in this section does not control the behavior of the on-chip fuel gauge.

Many systems have one power management controller and one processor. These systems rely on the on/off controller to be the master controller. In this case, the on/off controller receives wake-up events and enables some or all of the regulators to power-up a processor. That processor then manages the system. To conceptualize this master operation, see <u>Figure 7</u> and <u>Table 6</u>. A typical path through the on/off controller is:

- 1. Apply a battery and start in the Shutdown state.
- 2. Press the system's on-key (nEN = LOW) and follow transition 1 to the Resource-On state. If any resources are on the FPS, transitions 3A and 3B are followed.
- 3. The device performs its desired functions in the Resource-On state. when it is ready to turn off, a manual reset first drives the transition through transitions 4A and 4B to power down the device. Afterwards, the device automatically follows transition 2 to the Shutdown state.

Some systems have several power management blocks, a main processor, and sub-processors. These systems can use this device as a sub-power management block for a peripheral portion of circuitry as long as there is an I<sup>2</sup>C port available from a higher level processor. To conceptualize this operation, see <u>Figure 7</u> and <u>Table 6</u>. A typical path through the on/ off controller used in this way is:

- 1. Apply a battery to the system and start in the Shutdown state.
- 2. The higher level processor can now control this device's resources with I<sup>2</sup>C commands, e.g., turn on/off regulators.
- 3. When the higher level processor is ready to turn this device off, it turns off everything through I<sup>2</sup>C to transition along path 2 to the Shutdown state.

Note that in this style of operation, the CNFG\_GLBL\_SFT\_CTRL[1:0] bits should not be used to turn the device off. The CNFG\_GLBL\_SFT\_CTRL[1:0] bits establish directives to the on/off controller itself that does not make sense in this sub-power management block operation. If the processor uses I<sup>2</sup>C commands to enable the device's resources, the processor should also use I<sup>2</sup>C commands to disable them.

# **Top Level On/Off Controller**




Figure 7. Top Level On/Off Controller State Diagram

#### **On/Off Controller Transition Table**

## Table 6. On/Off Controller Transition/State

TRANSITION	CONDITION (TRANSITION HAPPENS WHEN)
0A	Software cold reset (CNFG_GLBL.SFT_CTRL[1:0] = 0b01) <b>OR</b> Watchdog timer expired and caused reset (ERCFLAG.WDT_RST = 1, CNFG_WDT.WDT_MODE = 1)
0B	Reset actions completed
0C	Software power-off (CNFG_GLBL.SFT_CTRL[1:0] = 0b10) <b>OR</b> Watchdog expired and caused power-off (ERCFLAG.WDT_OFF = 1, CNFG_WDT.WDT_MODE = 0) <b>OR</b> Chip over-temperature lockout ( $T_J > T_{OTLO}$ ) <b>OR</b> SYS undervoltage lockout ( $V_{SYS} < V_{SYSUVLO} + V_{SYSUVLO_HYS}$ ) <b>OR</b> SYS overvoltage lockout ( $V_{SYS} > V_{SYSOVLO}$ ) <b>OR</b> Manual reset occurred (ERCFLAG.MRST = 1)
0D	Off actions completed
1	AMUX is being used (CNFG_CHG_I.MUX_SEL[3:0] ≠ 0b0000) <b>OR</b> CHGIN inserted and debounced (STAT_CHG_B.CHGIN_DTLS[1:0] = 0b11) <b>OR</b> Any resources force enabled <b>OR</b> Internal wake-up flags are set (see the Internal Wake-Up Flags section)

**Table 6. On/Off Controller Transition/State (continued)** 

TRANSITION	CONDITION (TRANSITION HAPPENS WHEN)
2	NOT (Transition 3) Software cold reset (CNFG_GLBL.SFT_CTRL[1:0] = 0b01) <b>OR</b> Software power-off (CNFG_GLBL.SFT_CTRL[1:0] = 0b10) <b>OR</b> Watchdog timer expired <b>OR</b> Manual reset occurred (ERCFLAG.MRT = 1)
3A	FPS power-up sequence has not happened yet <b>AND</b> Resources are not forced off <b>AND</b> Internal wake-up flags are set (see the Internal Wake-Up Flags section)
3B	FPS power-up sequence done
4A	FPS power-up sequence completed AND All resources are force disabled OR Software cold reset (CNFG_GLBL.SFT_CTRL[1:0] = 0b01) OR Software power-off (CNFG_GLBL.SFT_CTRL[1:0] = 0b10) OR Watchdog timer expired OR Manual reset occurred (ERCFLAG.MRT = 1)
4B	FPS power-down sequence finished
5A	Chip over-temperature lockout ( $T_J > T_{OTLO}$ ) <b>OR</b> SYS undervoltage lockout ( $V_{SYS} < V_{SYSUVLO}$ ) <b>OR</b> SYS overvoltage lockout ( $V_{SYS} > V_{SYSOVLO}$ )
5B	System voltage is below POR threshold (V <sub>SYS</sub> < V <sub>POR</sub> )

## **Internal Wake-Up Flags**

After transitioning to the shutdown state because of a reset, to allow the device to power-up again, internal wake-up flags are set to remember the wake-up request. In <u>Figure 7</u> and <u>Table 6</u>, these internal wake-up flags trigger transitions 1 and 3A. The internal wake-up flags are set when any of the following happen:

- nEN is debounced (see the <u>nEN Enable Input</u> section)
  - · For example, after a push-button is pressed or a slide-switch switched to HIGH.
- CHGIN is debounced and valid (STAT\_CHG\_B.CHGIN\_DTLS[1:0] = 0b11)
- Software cold reset command sent (CNFG GLBL.SFT CTRL[1:0] = 0b01)
- Watchdog timer expired and caused reset (ERCFLAG.WDT\_RST = 1, CNFG\_WDT.WDT\_MODE = 1)

## **Reset and Off Sequences**




Figure 8. On/Off Controller Reset and Off-Action Sequences

# Power-Up/Down Sequence




Figure 9. Power-Up/Down Sequence

### Flexible Power Sequencer (FPS)

The FPS allows resources to power up under hardware or software control. Additionally, each resource can power up independently or among a group of other regulators with adjustable power-up/down delays (sequencing). <u>Figure 10</u> shows four resources powering up under the control of the flexible power sequencer.

The flexible sequencing structure consists of one master sequencing timer and four slave resources (SBB0, SBB1, SBB2, LDO0). When the FPS is enabled, a master timer generates four sequencing events for device power-up/down.




Figure 10. Flexible Power Sequencer Basic Timing Diagram

## Startup Timing Diagram Due to nEN




Figure 11. Startup Timing Diagram Due to nEN

## **Startup Timing Diagram Due to Charge Source Insertion**




Figure 12. Startup Timing Diagram Due to Charge Source Insertion

## Force Enabled/Disabled Channels

Force enable SIMO and LDO output channels by setting CNFG\_SBBx\_B.EN\_SBBx[2:0] (SIMO) or CNFG\_LDOx\_B.EN\_LDOx[2:0] (LDO) = 0x6 or 0x7. Depending on the OTP, output channels may already be force enabled by default. Output channels configured this way are independent of the flexible power sequence and start up as soon as SYS > UVLO rising. The main bias also automatically turns on.

Likewise, output channels can be force disabled by setting EN SBBx[2:0] or EN LDOx[2:0] = 0x4 or 0x5.

# **Debounced Inputs (nEN, GPI, CHGIN)**

nEN, CHGIN, and GPIO (when operating as an input and CNFG\_GPIOx.DBEN\_GPI = 1), are debounced on both rising and falling edges to reject undesired transitions. The input must be at a stable logic level for the entire debounce period for the output to change its logic state. Figure 13 shows an example timing diagram for the nEN debounce.




Figure 13. Debounced Inputs (nEN)

# **Watchdog Timer (WDT)**

The IC features a watchdog timer function for operational safety. If this timer expires without being cleared, the on/off controller causes the IC to enter the shutdown state and resets configuration registers. See the <u>On/Off Controller</u> and <u>On/Off Controller Transition Table</u> sections (transitions 0A and 0C) for more details.

Write CNFG\_WDT.WDT\_EN = 1 through I<sup>2</sup>C to enable the timer. The watchdog timer period ( $t_{WD}$ ) is configurable from 16 to 128 seconds in 4 steps with CNFG\_WDT.WDT\_PER[1:0]. The default timer period is 128 seconds. While the watchdog timer is enabled, the CNFG\_WDT.WDT\_CLR bit must be set through I<sup>2</sup>C periodically (within  $t_{WD}$ ) to reset the timer and prevent shutdown. See the *Register Map* and Figure 14 for additional details.




Figure 14. Watchdog Timer State Machine

The timer can be factory-programmed to be enabled by default, disabled by default, or locked from accidental disable. The CNFG\_WDT.WDT\_LOCK bit is read-only and must be configured at the factory. See <u>Table 7</u> for a full description.

**Table 7. Watchdog Timer Factory-Programmed Safety Options** 

WDT_LOCK	WDT_EN	FUNCTION	
0	0	tchdog timer is disabled by default. Timer can be enabled or disabled by I <sup>2</sup> C writes.	
0	1	chdog timer is enabled by default. Timer can be enabled or disabled by I <sup>2</sup> C writes.	
1	0	Watchdog timer is disabled by default. Timer can be enabled by an I <sup>2</sup> C write, but only a SYSRST can reset the CNFG_WDT.WDT_EN value back to 0. Timer can not be disabled by direct I <sup>2</sup> C writes to CNFG_WDT.WDT_EN (write from 1 $\rightarrow$ 0 is ignored, write from 0 $\rightarrow$ 1 is accepted).	
1	1	atchdog timer is enabled by default. Nothing can disable the timer.	

# **Detailed Description—Smart Power Selector Charger**

#### Overview

The linear Li+ charger implements a power path with Analog Devices Smart Power Selector. This allows separate input current limit and battery charge current settings. Batteries are charged faster under the supervision of the Smart Power Selector because charge current is independently regulated and not shared with variable system loads. See the <u>Smart Power Selector</u> section for more information.

The programmable constant-current charge rate (7.5mA to 300mA) supports a wide range of battery capacities. The programmable input current limit (95mA to 475mA) supports a range of charge sources, including USB. The charger's programmable battery regulation voltage range (3.6V to 4.6V) supports a wide variety of cell chemistry. The charger accurately terminates charging by detecting battery currents as low as 0.375mA.

Additionally, the robust charger input withstands overvoltage up to 28V. To enhance charger safety, properly configured fuel gauge registers and an externally connected NTC thermistor provide temperature monitoring in accordance with the JEITA recommendations. See the *Temperature Measurement* section for more information.

## **Charger Symbol Reference Guide**

<u>Table 8</u> lists the names and functions of charger-specific signals and if they can be programmed through I<sup>2</sup>C serial communication. See the *Electrical Characteristics* and *Register Map* for more information.

## **Table 8. Charger Quick Symbol Reference Guide**

SYMBOL	NAME	I <sup>2</sup> C PROGRAMMABLE?
V <sub>CHGIN_OVP</sub>	CHGIN overvoltage threshold	No
V <sub>CHGIN_UVLO</sub>	CHGIN undervoltage-lockout threshold	No
V <sub>CHGIN-MIN</sub>	Minimum CHGIN voltage regulation setpoint	Yes, through CNFG_CHG_B.VCHGIN_MIN[2:0]
I <sub>CHGIN-LIM</sub>	CHGIN input current limit	Yes, through CNFG_CHG_B.ICHGIN_LIM[2:0]
V <sub>SYS-REG</sub>	SYS voltage regulation target	Yes, through CNFG_CHG_D.VSYS_REG[4:0]
V <sub>SYS-MIN</sub>	Minimum SYS voltage regulation setpoint	No, tracks V <sub>SYS-REG</sub>
V <sub>FAST-CHG</sub>	Fast-charge constant-voltage level	Yes, through CNFG_CHG_G.CHG_CV[5:0]
I <sub>FAST-CHG</sub>	Fast-charge constant-current level	Yes, through CNFG_CHG_G_E.CHG_CC[5:0]
I <sub>PQ</sub>	Prequalification current level	Yes, through CNFG_CHG_B.I_PQ
$V_{PQ}$	Prequalification voltage threshold	Yes, through CNFG_CHG_C.CHG_PQ[2:0]
I <sub>TERM</sub>	Termination current level	Yes, through CNFG_CHG_C.I_TERM[1:0]
T <sub>J-REG</sub>	Die temperature regulation setpoint	Yes, through CNFG_CHG_D.TJ_REG[2:0]
t <sub>PQ</sub>	Prequalification safety timer	No
t <sub>FC</sub>	Fast-charge safety timer	Yes, through CNFG_CHG_E.T_FAST_CHG[1:0]
t <sub>TO</sub>	Top-off timer	Yes, through CNFG_CHG_C.T_TOPOFF[2:0]

Figure 15 indicates the high-level functions of each control circuit within the linear charger.




Figure 15. Charger Simplified Control Loops

### **Smart Power Selector**

The Smart Power Selector seamlessly distributes power from the input (CHGIN) to the battery (BATT) and the system (SYS). The Smart Power Selector basic functions are:

- When the system load current is less than the input current limit, the battery is charged with residual power from the input.
- When a valid input source is connected to CHGIN, the system regulates to V<sub>SYS-REG</sub> to power system loads regardless of the battery's voltage (instant on).
- When the system load current exceeds the input current limit, the battery provides additional current to the system (supplement mode).
- When the battery is finished charging and an input source is present to power the system, the battery remains disconnected from the system.
- When the battery is connected and there is no input power from CHGIN, the system is powered from the battery.

MAX77658

# Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

# **CHGIN Voltage Monitoring**

CHGIN is capable of withstanding a maximum of 28V with respect to ground. CHGIN suspends power delivery to the system and battery when  $V_{CHGIN}$  exceeds  $V_{CHGIN}$  OVP (7.5V, typ). The input circuit also suspends when  $V_{CHGIN}$  falls below  $V_{CHGIN}$  UVLO minus CHGIN UVLO hysteresis (3.5V, typ). While in OVP or UVLO, the charger remains off and the battery provides power to the system.

Power transfer to SYS is delayed by a 120ms debounce timer ( $t_{CHGIN-DB}$ ) after a valid DC source is connected to CHGIN. SYS does not begin regulating to  $V_{SYS-REG}$  until after the timer expires.

The STAT\_CHG\_B.CHGIN\_DTLS[1:0] bitfield continuously indicates the state of CHGIN's voltage quality. A maskable interrupt (INT\_CHG.CHGIN\_I) asserts when STAT\_CHG\_B.CHGIN\_DTLS[1:0] changes.

# **Minimum Input Voltage Regulation**

In the event of a poor-quality charge source, the minimum input voltage regulation loop works to reduce input current if  $V_{CHGIN}$  falls below  $V_{CHGIN-MIN}$  (programmed by CNFG\_CHG\_B.VCHGIN\_MIN[2:0]). This is important because many commonly used charge adapters feature foldback protection mechanisms where the adapter completely shuts off if its output drops too low. The minimum input voltage regulation loop also prevents  $V_{CHGIN}$  from dropping below  $V_{CHGIN}$  UVI O if the cable between the charge source and the charger's input is long or highly resistive.

The input voltage regulation loop improves performance with current limited adapters. If the charger's input current limit is programmed above the current limit of the given adapter, the input voltage loop allows the input to regulate at the current limit of the adapter. The input voltage regulation loop also allows the charger to perform well with adapters that have poor transient load response times.

A maskable interrupt (INT\_CHG.CHGIN\_CTRL\_I) signals when the minimum input voltage regulation loop engages. The state of this loop is reflected by STAT\_CHG\_A.VCHGIN\_MIN\_STAT.

## **Input Current Limiter**

The input current limits CHGIN current to not exceed I<sub>CHGIN-LIM</sub> (programmed by CNFG\_CHG\_B.ICHGIN\_LIM[2:0]). A maskable interrupt (INT\_CHG.CHGIN\_CTRL\_I) signals when the input current limit engages. The STAT\_CHG\_A.ICHGIN\_LIM\_STAT bit reflects the state of the current limiter loop.

The default value of I<sub>CHGIN-LIM</sub> is 475mA.

**Table 9. Input Current Limit Factory Options** 

ICHGIN_LIM[2:0]	475mA FACTORY-DEFAULT	95mA FACTORY-DEFAULT	
0b000	475mA	95mA	
0b001	380mA	190mA	
0b010	285mA	285mA	
0b011	190mA	380mA	
0b100 to 0b111	95mA	475mA	

## Minimum System Voltage Regulation

The minimum system voltage regulation loop ensures that the system rail remains close to the programmed SYS regulation voltage ( $V_{SYS-REG}$ ) regardless of system loading. The loop engages when the combined battery charge current and system load current causes the CHGIN input to current limit at  $I_{CHGIN-LIM}$ . When this happens, the minimum system voltage loop reduces charge current in an attempt to keep the input out of current limit, thereby keeping the system voltage above  $V_{SYS-MIN}$  ( $V_{SYS-REG}$  - 100mV, typ). If this loop reduces battery current to 0 and the system is in need of more current than the input can provide, then the Smart Power Selector overrides the minimum system voltage regulation loop and allows SYS to collapse to BATT for the battery to provide supplement current to the system. The Smart Power Selector automatically reenables the minimum system voltage loop when the supplement event has ended.

A maskable interrupt (INT\_CHG.SYS\_CTRL\_I) asserts to signal a change in STAT\_CHG\_A.VSYS\_MIN\_STAT. This status bit asserts when the minimum system voltage regulation loop is active.

### **Die Temperature Regulation**

If the die temperature exceeds T<sub>J-REG</sub> (programmed by CNFG\_CHG\_D.TJ\_REG[2:0]) the charger attempts to limit the temperature increase by reducing the battery charge current. The STAT\_CHG\_A.TJ\_REG\_STAT bit asserts whenever charge current is reduced due to this loop. The charger's current sourcing capability to SYS remains unaffected when STAT\_CHG\_A.TJ\_REG\_STAT is high. A maskable interrupt (INT\_CHG.TJ\_REG\_I) asserts to signal a change in STAT\_CHG\_A.TJ\_REG\_STAT. Use the INT\_CHG.TJ\_REG\_I interrupt to signal the system processor to reduce loads on SYS to reduce total system temperature.

#### Charger State Machine

The battery charger follows a strict state-to-state progression to ensure that a battery is charged safely. The status bitfield STAT\_CHG\_B.CHG\_DTLS[3:0] reflects the charger's current operational state. A maskable interrupt (INT\_CHG.CHG\_I) is available to signal a change in STAT\_CHG\_B.CHG\_DTLS[3:0].




Figure 16. Charger State Machine

#### **Charger-Off State**

The charger is off when CHGIN is invalid, the charger is disabled, or the battery is fresh.

CHGIN is invalid when the CHGIN input is invalid ( $V_{CHGIN} < V_{CHGIN\_UVLO}$  or  $V_{CHGIN\_OVP}$ ). While CHGIN is invalid, the battery is connected to the system. CHGIN voltage quality can be separately monitored by the STAT\_CHG\_B.CHGIN\_DTLS[1:0] status bitfield. See the <u>Register Map</u> section for details.

The charger is disabled when the charger enable bit is 0 (CNFG\_CHG\_B.CHG\_EN = 0). The battery is connected or disconnected to the system depending on the validity of  $V_{CHGIN}$  while CNFG\_CHG\_B.CHG\_EN = 0. See the <u>Smart Power Selector</u> section.

# MAX77658

# Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

When the charger restart threshold is enabled (CNFG\_CHG\_H.CHR\_TH\_EN = 1, by default), the battery is fresh when the battery is not lower than  $V_{FAST-CHG}$  by  $V_{RESTART}$  ( $V_{BATT} > V_{FAST-CHG} - V_{RESTART}$ ). The battery is disconnected from the system and not charged while the battery is fresh. The charger state machine exits this state and begins charging when the battery becomes lower than  $V_{FAST-CHG} - V_{RESTART}$  ( $V_{RESTART} = 150$ mV, typ). This condition is functionally similar to done state. See the <u>Done State</u> section.

The charger restart threshold can be disabled with I<sup>2</sup>C command by writing CNFG\_CHG\_H.CHR\_TH\_EN to 0. When the charger restart threshold is disabled, the battery voltage should be closely monitored by the a micro-controller to avoid unwanted restarted charging event. Note that the charger restart threshold can only be disabled for the transition from charger-off state to prequalification state.

#### **Prequalification State**

The prequalification state is intended to assess a low-voltage battery's health by charging at a reduced rate. If the battery voltage is less than the  $V_{PQ}$  threshold, the charger is automatically in prequalification. If the cell voltage does not exceed  $V_{PQ}$  in 30 minutes ( $t_{PQ}$ ), the charger faults. The prequalification charge rate is a percentage of  $I_{FAST-CHG}$  and is programmable with  $CNFG\_CHG\_B.I\_PQ$ . The prequalification voltage threshold ( $V_{PQ}$ ) is programmable through  $CNFG\_CHG\_PQ[2:0]$ .

#### **Fast-Charge States**

When the battery voltage is above  $V_{PQ}$ , the charger transitions to the fast-charge (CC) state. In this state, the charger delivers a constant current ( $I_{FAST-CHG}$ ) to the cell. The constant current level is programmable from 7.5mA to 300mA by CNFG\_CHG\_E.CHG\_CC[5:0].

When the cell voltage reaches  $V_{FAST-CHG}$ , the charger state machine transitions to fast-charge (CV).  $V_{FAST-CHG}$  is programmable with CNFG\_CHG\_G.CHG\_CV[5:0] from 3.6V to 4.6V. The charger holds the battery's voltage constant at  $V_{FAST-CHG}$  while in the fast-charge (CV) state. As the battery approaches full, the current accepted by the battery reduces. When the charger detects that the battery charge current has fallen below  $I_{TERM}$ , the charger state machine enters the top-off state.

A fast-charge safety timer starts when the state machine enters fast-charge (CC) or JEITA-modified fast-charge (CC) from a non-fast-charge state. The timer continues to run through all fast-charge states regardless of JEITA status. The timer length (t<sub>FC</sub>) is programmable from 3 hours to 7 hours in 2 hour increments with CNFG\_CHG\_E.T\_FAST\_CHG[1:0]. If it is desired to charge without a safety timer, program CNFG\_CHG\_E.T\_FAST\_CHG[1:0] with 0b00 to disable the feature. If the timer expires before the fast-charge states are exited, the charger faults. See the <u>Fast-Charge Timer Fault State</u> section for more information.

If the charge current falls below 20% of the programmed value during fast-charge (CC), the safety timer pauses. The timer also pauses for the duration of supplement mode and battery temperature fault events. The STAT\_CHG\_B.TIME\_SUS bit indicates the status of the fast-charge safety timer. See the <u>Register Map</u> section for more details.

#### **Top-Off State**

Top-off state is entered when the battery charge current falls below  $I_{TERM}$  during the fast-charge (CV) state.  $I_{TERM}$  is a percentage of  $I_{FAST-CHG}$  and is programmable through CNFG\_CHG\_C.I\_TERM[1:0]. While in the top-off state, the battery charger continues to hold the battery's voltage at  $V_{FAST-CHG}$ . A programmable top-off timer starts when the charger state machine enters the top-off state. When the timer expires, the charger enters the done state. The top-off timer value ( $t_{TO}$ ) is programmable from 0 minutes to 35 minutes with CNFG\_CHG\_C.T\_TOPOFF[2:0]. If it is desired to stop charging as soon as battery current falls below  $I_{TERM}$ , program  $t_{TO}$  to 0 minutes.

### **Done State**

The charger enters the done state when the top-off timer expires. The battery remains disconnected from the system during done. The charger restarts if the battery voltage falls more than  $V_{RESTART}$  (150mV, typ) below the programmed  $V_{FAST-CHG}$  value. Status of CNFG\_CHG\_H.CHR\_TH\_EN does not affect the threshold to transition from done state to fast-charge CC state.

### **Prequalification Timer Fault State**

The prequalification timer fault state is entered when the battery's voltage fails to rise above  $V_{PQ}$  in  $t_{TO}$  (30 minutes, typ) from when the prequalification state was first entered. If a battery is too deeply discharged, damaged, or internally shorted, the prequalification timer fault state can occur. During the timer fault state, the charger stops delivering current to the battery and the battery remains disconnected from the system. To exit the prequalification timer fault state, toggle the charger enable (CNFG\_CHG\_B.CHG\_EN) bit or unplug and replug the external voltage source connected to CHGIN.

## **Fast-Charge Timer Fault State**

The charger enters the fast-charge timer fault state if the fast-charge safety timer expires. While in this state, the charger stops delivering current to the battery and the battery remains disconnected from the system. To exit the fast-charge timer fault state, toggle the charger enable bit (CNFG\_CHG\_B.CHG\_EN) or unplug and replug the external voltage source connected to CHGIN.

### **Battery Temperature Fault State**

If the thermistor monitoring circuit of the fuel gauge reports that the battery is either too hot or too cold to charge (as programmed by CNFG\_CHG\_A.THM\_HOT[1:0] and CNFG\_CHG\_A.THM\_COLD[1:0]), the state machine enters the battery temperature fault state. While in this state, the charger stops delivering current to the battery and the battery remains disconnected from the system. This state can only be entered if the thermistor is enabled (Config.ETHRM = 1). Battery temperature fault state has priority over any other fault state, and can be exited when the thermistor is disabled (Config.ETHRM = 0) or when the battery returns to an acceptable temperature. When this fault state is exited, the state machine returns to the last state it was in before battery temperature fault state was entered.

All active charger timers (fast-charge safety timer, prequalification timer, or top-off timer) are paused in this state. When the charger exits this state, the prequalification timer resumes while the fast-charge safety and top-off timers reset.

The STAT\_CHG\_A.THM\_DTLS[2:0] bitfield reports battery temperature status. See the *Adjustable Thermistor Temperature Monitors* and the *Register Map* sections for more information.

### **JEITA-Modified States**

If the thermistor is enabled (Config.ETHRM = 1), then the charger state machine is allowed to enter the JEITA-modified states. These states are entered if the charger's temperature monitors indicate that the battery temperature is either warm (greater than  $T_{WARM}$ ) or cool (less than  $T_{COOL}$ ). See the *Adjustable Thermistor Temperature Monitors* section for more information about setting the temperature thresholds.

The charger's current and voltage parameters change from  $I_{FAST-CHG}$  and  $V_{FAST-CHG}$  to  $I_{FAST-CHG}$  <u>JEITA</u> and  $V_{FAST-CHG}$  <u>JEITA</u> while in the JEITA-modified states. The JEITA modified parameters can be independently set to lower voltage and current values so that the battery can charge safely over a wide range of ambient temperatures. If the battery temperature returns to normal, or the thermistor is disabled (Config.ETHRM = 0), the charger exits the JEITA-modified states.

## **Typical Charge Profile**

A typical battery charge profile (and state progression) is illustrated in Figure 17.




Figure 17. Example Battery Charge Profile

## **Charger Applications Information**

### **Configuring a Valid System Voltage**

The Smart Power Selector begins to regulate SYS to  $V_{SYS-REG}$  when CHGIN is connected to a valid source and debounced. To ensure the charger's accuracy specified in the <u>Electrical Characteristics</u> table, the system voltage must always be programmed at least 200mV above the charger's constant-voltage level ( $V_{FAST-CHG}$ ). If this condition is not met, then the charger's internal configuration logic forces  $V_{FAST-CHG}$  to reduce to satisfy the 200mV requirement by default (CNFG\_CHG\_H.SYS\_BAT\_PRT = 1). If this happens, the charger asserts the INT\_CHG.SYS\_CNFG\_I interrupt to alert the user that a configuration error has been made and that the bits in CNFG\_CHG\_G.CHG\_CV[5:0] have changed to reduce  $V_{FAST-CHG}$ .

The 200mV clamp between  $V_{SYS-REG}$  and  $V_{FAST-CHG}$  can be disabled by clearing the CNFG\_CHG\_H.SYS\_BAT\_PRT bit. If this bit is cleared, the software has to provide the protection to guarantee the overall performance of the charger.

#### **CHGIN/SYS/BATT Capacitor Selection**

Bypass CHGIN to GND with a  $4.7\mu\text{F}$  ceramic capacitor to minimize inductive kick caused by long cables between the DC charge source and the product/IC. Larger values increase decoupling for the linear charger but increase inrush current from the DC charge source when the product/IC is first connected to a source through a cable/plug. If the DC charging source is an upstream USB device, limit the maximum CHGIN input capacitance based on the appropriate USB specification (typically no more than  $10\mu\text{F}$ ).

## MAX77658

# Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

Bypass SYS to GND with a  $22\mu\text{F}$  ceramic capacitor. This capacitor ensures the stability of SYS while it is regulated from CHGIN. Larger values of SYS capacitance increase decoupling for all SYS loads. The effective value of the SYS capacitor must be greater than  $4\mu\text{F}$  and no more than  $100\mu\text{F}$ .

Bypass BATT to GND with a  $4.7\mu$ F ceramic capacitor. This capacitor stabilizes the BATT voltage regulation loop. The effective value of the BATT capacitor must be greater than  $1\mu$ F.

Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients. All ceramic capacitors derate with DC bias voltage (effective capacitance goes down as DC bias goes up). Generally, small case size capacitors derate heavily compared to larger case sizes (0603 case size performs better than 0402). Consider the effective capacitance value carefully by consulting the manufacturer's data sheet.

# **Detailed Description—Adjustable Thermistor Temperature Monitors**

The optional use of a negative temperature coefficient (NTC) thermistor (thermally coupled to the battery) enables the charger to operate safely over the JEITA temperature range. When the thermistor is enabled (Config.ETHRM = 1), the charger continuously monitors the reading at the Temp register in order to sense the temperature of the battery being charged.

See Figure 18 for a visual example of the following:

- If the battery temperature is higher than T<sub>COOL</sub> and lower than T<sub>WARM</sub>, the battery charges normally with the normal values for V<sub>FAST-CHG</sub> and I<sub>FAST-CHG</sub>. The charger state machine does not enter JEITA-modified states while the battery temperature is normal.
- If the battery temperature is either above T<sub>WARM</sub> but below T<sub>HOT</sub>, or, below T<sub>COOL</sub> but above T<sub>COLD</sub>, the battery charges with the JEITA-modified voltage and current values. These modified values, V<sub>FAST-CHG\_JEITA</sub> and I<sub>FAST-CHG\_JEITA</sub>, are programmable through CNFG\_CHG\_H.CHG\_CV\_JEITA[5:0] and CNFG\_CHG\_F.CHG\_CC\_JEITA[5:0], respectively. These values are independently programmable from the unmodified V<sub>FAST-CHG</sub> and I<sub>FAST-CHG</sub> values and can even be programmed to the same values if an automatic response to a warm or cool battery is not desired. The charger state machine enters JEITA-modified states while the battery temperature is outside of normal.
- If the battery temperature is either above T<sub>HOT</sub> or below T<sub>COLD</sub>, the charger follows the JEITA recommendation and
  pauses charging. The charger state machine enters battery temperature fault state while charging is paused due to
  unacceptably high or low temperatures.

The battery's temperature status is reflected by the STAT\_CHG\_A.THM\_DTLS[2:0] status bitfield. A maskable interrupt (INT\_CHG.THM\_I) signals a change in status. See the *Register Map* for more information.

To completely disable the charger's automatic response to battery temperature, disable the feature by programming Config.ETHRM = 0.




Figure 18. Safe-Charging Profile Example

The JEITA temperature thresholds are independently programmable through CNFG\_CHG\_A.THM\_HOT[1:0], CNFG\_CHG\_A.THM\_WARM[1:0], CNFG\_CHG\_A.THM\_COOL[1:0], and CNFG\_CHG\_A.THM\_COLD[1:0]. Each threshold can be programmed to one of four voltage options spanning 15°C. See the <u>Register Map</u> for more information.

# **Detailed Description—Analog Multiplexer**

An external ADC can be used to measure the chip's various signals for general functionality or on-the-fly power monitoring. The CNFG\_CHG\_I.MUX\_SEL[3:0] bitfield controls the internal analog multiplexer responsible for connecting the proper channel to the AMUX pin. Each measurable signal is listed in <u>Table 10</u> with its appropriate multiplexer channel.

The voltage on the AMUX pin is a buffered output that ranges from 0V to  $V_{FS}$  (1.25V, typ). The buffer has  $50\mu A$  of quiescent current consumption and is only active when a channel is selected (CNFG\_CHG\_I.MUX\_SEL[3:0]  $\neq$  0b0000). Disable the buffer by programming CNFG\_CHG\_I.MUX\_SEL[3:0] to 0b0000 when not actively converting the voltage on AMUX. The AMUX output is high-impedance while CNFG\_CHG\_I.MUX\_SEL[3:0] is 0b0000.

<u>Table 10</u> shows how to translate the voltage signal on the AMUX pin to the value of the parameter being measured. See the *Electrical Characteristics* table and the *Register Map* for more details.

**Table 10. AMUX Signal Transfer Functions** 

SIGNAL	MUX_SEL[3:0]	TRANSFER FUNCTION	FULL-SCALE SIGNAL MEANING (V <sub>AMUX</sub> = 1.25V)	ZERO- SCALE SIGNAL MEANING (V <sub>AMUX</sub> = 0V)
CHGIN Pin Voltage	0b0001	$V_{\text{CHGIN}} = \frac{V_{\text{AMUX}}}{G_{\text{VCHGIN}}}$	7.5V	0V
CHGIN Pin Current	0b0010	$I_{\text{CHGIN}} = \frac{V_{\text{AMUX}}}{G_{\text{ICHGIN}}}$	0.475A	0A
BATT Pin Voltage	0b0011	$V_{\text{BATT}} = \frac{V_{\text{AMUX}}}{G_{\text{VBATT}}}$	4.6V	0V
BATT Pin Charging Current	0b0100	$I_{\text{BATT(CHG)}} = \frac{V_{\text{AMUX}}}{V_{\text{FS}}} \times I_{\text{FAST-CHG}}$	100% of I <sub>FAST-CHG</sub> (CHG_CC[5:0])	0% of IFAST-CHG
BATT Pin Discharge Current	0b0101	$I_{\text{BATT(DISCHG)}} = \frac{\left(V_{\text{AMUX}} - V_{\text{NULL}}\right)}{\left(V_{\text{FS}} - V_{\text{NULL}}\right)} \times I_{\text{DISCHG}} - \text{SCALE}$	100% of I <sub>DISCHG</sub> -SCALE (IMON_DISCHG_SCALE[3:0])	0% of I <sub>DISCHG</sub> - SCALE
BATT Pin Discharge Current NULL	0b0110	V <sub>NULL</sub> = V <sub>AMUX</sub>	1.25V	0V
AGND Pin Voltage*	0b1001	V <sub>AGND</sub> = V <sub>AMUX</sub>	1.25V	0V
SYS Pin Voltage	0b1010	$V_{\text{SYS}} = \frac{V_{AMUX}}{G_{\text{VSYS}}}$	4.8V	0V

<sup>\*</sup>AGND pin voltage is accessed through a  $100\Omega$  (typ) pulldown resistor.

# **Measuring Battery Current**

Sampling current in the BATT pin is possible at any time or in any mode with an external ADC. For improved accuracy, the analog circuitry used for monitoring battery discharge current is different from the circuitry monitoring battery charge current. <u>Table 11</u> outlines how to determine the direction of battery current.

**Table 11. Battery Current Direction Decode** 

MEASUREMENT	CHARGING OR DISCHARGING INDICATORS			
WEASUREWENT	STAT_CHG_B.CHG	STAT_CHG_B.CHG_DTLS[3:0]	STAT_CHG_B.CHGIN_DTLS[1:0]	
Discharging Battery Current			0b00	
(Positive Battery Terminal	Don't care	Don't care	0b01	
Sourcing Current)			0b10	
Charging Battery Current				
(Positive Battery Terminal	1	0b0001 to 0b0111	0b11	
Sinking Current)				

### **Method for Measuring Discharge Current**

- 1. Program the multiplexer to switch to the discharge NULL measurement by changing CNFG\_CHG\_I.MUX\_SEL[3:0] to 0b0110. A NULL conversion must always be performed first to cancel offsets.
- 2. Wait the appropriate channel switching time (0.3µs, typ).
- 3. Convert the voltage on the AMUX pin and store as V<sub>NULL</sub>.
- Program the multiplexer to switch to the battery discharge current measurement by changing CNFG\_CHG\_I.MUX\_SEL[3:0] to 0b0101. A nonnulling conversion should be done immediately after a NULL conversion.
- 5. Wait the appropriate channel switching time (0.3µs, typ).
- 6. Convert the voltage on the AMUX pin and use the following transfer function to determine the discharge current:

$$I_{\text{BATT}(\text{DISCHG})} = \frac{\left(V_{\text{AMUX}} - V_{\text{NULL}}\right)}{\left(V_{\text{FS}} - V_{\text{NULL}}\right)} \times I_{\text{DISCHG}} - \text{SCALE}$$

 $V_{FS}$  is 1.25V typical.  $I_{DISCHG-SCALE}$  is programmable through CNFG\_CHG\_I.IMON\_DISCHG\_SCALE[3:0]. The default value is 300mA. If smaller currents are anticipated, then  $I_{DISCHG-SCALE}$  can be reduced for improved measurement accuracy.

### **Method for Measuring Charge Current**

- Program the multiplexer to switch to the charge current measurement by changing CNFG\_CHG\_I.MUX\_SEL[3:0] to 0b0100.
- 2. Wait the appropriate channel switching time (0.3µs, typ).
- 3. Convert the voltage on the AMUX pin and use the following transfer function to determine charging current.

$$I_{\text{BATT(CHG)}} = \frac{V_{\text{AMUX}}}{V_{\text{FS}}} \times I_{\text{FAST-CHG}}$$

 $V_{FS}$  is 1.25V typical.  $I_{FAST-CHG}$  is the charger's fast-charge constant-current setting and is programmable through CNFG CHG E.CHG CC[5:0].

# **Detailed Description—SIMO Buck-Boost**

The device has a micropower single-inductor, multiple-output (SIMO) buck-boost DC-to-DC converter designed for applications that emphasize low supply current and small solution size. A single inductor is used to regulate three separate outputs, saving board space while delivering better total system efficiency than equivalent power solutions using one buck and linear regulators.

The buck-boost architecture utilizes the entire battery voltage range due to its ability to create output voltages that are above, below, or equal to the input voltage. Peak inductor current for each output is independently programmable to optimize the balance between efficiency, output ripple, EMI, PCB design, and load capability.

To further boost efficiency, when the output voltage is always lower than the input, the individual channel of the SIMO buck-boost converter can be configured to be in buck-only mode. Similarly, each SIMO channel can be individually configured to be in boost-only mode if the output voltage is constantly higher than the input. The buck only and boost-only mode reduce switching losses with less switching operations compared to buck-boost mode, and thus, improves conversion efficiency. MAX77658 also allows each SIMO channel to be configured in automatic mode, which provides an automatic decision between buck/boost/buck-boost mode to optimize regulator efficiency based on the  $V_{\text{IN}}/V_{\text{OUT}}$  condition.

#### SIMO Features and Benefits

- Three Output Channels
- Ideal for Low-Power Designs
  - SBB0/1 Delivers up to 500mA at 1.8V from a 3.7V Input
  - SBB2 Delivers up to 750mA at 1.8V from a 3.7V Input
- Small Solution Size
  - Multiple Outputs from a Single 1.5µH Inductor
  - Small 10µF (0402) Output Capacitors
- · Flexible and Easy to Use
  - · Glitchless Transitions Between Buck, Boost, and Buck-Boost Modes
  - · Programmable Peak Inductor Current
  - · Programmable On-Chip Active Discharge
  - Programmable Operating Modes (Buck Only, Boost Only, Buck-Boost Only, Automatic Mode)
  - Automatic Low Power Mode to Normal-Power Mode Transition
- Long Battery Life
  - > 91% Peak Efficiency at 1.8V Output in Buck-Only Mode
  - > 93% Peak Efficiency at 5.0V Output in Boost-Only Mode
  - Better Total System Efficient than one switching regulator + LDOs
  - Low Quiescent Current, 1µA per Output
  - · Low Input Operating Voltage, 2.7V (MIN)
  - Wide Output Voltage Range (0.5V 5.5V)

## SIMO Detailed Block Diagram




Figure 19. SIMO Detailed Block Diagram

### **SIMO Control Scheme**

The SIMO buck-boost is designed to service multiple outputs simultaneously. A proprietary controller ensures that all outputs get serviced in a timely manner, even while multiple outputs are contending for the energy stored in the inductor. When no regulator needs service, the state machine rests in a low-power rest state.

In buck-boost mode, when the controller determines that a regulator requires service, it charges the inductor (M1 + M4) until the peak current limit is reached ( $I_{LIM}$  = CNFG\_SBBx\_B.IP\_SBB[1:0]). The inductor energy then discharges (M2 + M3\_x) into the output until the current reaches zero ( $I_{ZX}$ ). In the event that multiple output channels need servicing at the same time, the controller ensures that no output utilizes all of the switching cycles. Instead, cycles interleave between all the outputs that are demanding service, while outputs that do not need service are skipped.

When the load current for any output is very light, that output automatically switches to an ultra-low-power mode (ULPM) to reduce the quiescent current consumption. Figure 20 shows a typical waveform during the ULPM and normal mode. While operating in ULPM, the output voltage is biased 1.7% higher than normal mode by design so that future large load transients can be handled without excessive undershoot.




Figure 20. ULPM and Normal Mode Waveforms

#### **Drive Strength**

The SIMO regulator's drive strength for its internal power MOSFETs is adjustable using the CNFG\_SBB\_TOP.DRV\_SBB[1:0] bit field. The ideal value is determined experimentally for each application. Faster settings such as DRV\_SBB[1:0] = 0b00 result in higher efficiency but generally require stricter PCB layout rules (comparable to the MAX77658 EV kit) or shielding to avoid additional EMI. Slower settings limit EMI in non-ideal settings (e.g., contained layout, antennae adjacent to the device, etc.). Change the drive strength only once during system initialization.

### **SIMO Fault Indicator**

The IC has an SBBx fault shutdown option to protect itself when an SBBx fault is detected. If this option is enabled then the regulators power down sequentially after an SBBx fault. An SBBx fault occurs when the output voltage falls below 80% of regulation target. The corresponding SBBx\_F bit remains high until the output voltage rises above 85% of regulation target.

### SIMO Output Voltage Configuration

Each of the SIMO outputs are independently configurable. To set the output voltages at SBB0/1/2 for the MAX77658, use the I<sup>2</sup>C interface to load the configuration registers TV\_SBBx[7:0]. This 8-bit configuration is a linear transfer function that starts at 0.5V, ends at 5.5V, with 25mV increments and sets the output voltage as:

 $V_{SBBx} = 0.5V + 25mV \times TV_SBBx[7:0]$  (decimal)

## **Peak Current Configuration**

The peak inductor current limit corresponding to each SIMO output are independently configurable. To set the inductor peak current for the MAX77658, use the I<sup>2</sup>C interface to load the configuration registers IP\_SBBx[1:0].

### **SIMO Soft-Start**

The soft-start feature of the SIMO limits inrush current during startup. The soft-start feature is achieved by limiting the slew rate of the output voltage during startup (dV/dt<sub>SS</sub>).

More output capacitance results in higher input current surges during startup. The following set of equations and example describes the input current surge phenomenon during startup.

## MAX77658

# Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

In buck-boost mode, the current into the output capacitor (I<sub>CSBB</sub>) during soft-start is:

$$I_{\text{CSBB}} = C_{\text{SBB}} \frac{\text{dV}}{\text{dt}_{\text{SS}}} \left( \text{Equation 1} \right)$$

where:

- C<sub>SBB</sub> is the capacitance on the output of the regulator
- dV/dt<sub>SS</sub> is the voltage change rate of the output

The input current (I<sub>IN</sub>) during soft-start is:

$$I_{IN} = \frac{\left(I_{CSBB} + I_{LOAD}\right) \frac{V_{SBBx}}{V_{IN}}}{\xi} \left[ Equation 2 \right]$$

where:

- I<sub>CSBB</sub> is from the calculation above
- I<sub>LOAD</sub> is current consumed from the external load
- V<sub>SBBx</sub> is the output voltage
- V<sub>IN</sub> is the input voltage
- ξ is the efficiency of the regulator

For example, given the following conditions, the peak input current (I<sub>IN</sub>) during soft-start is ~71mA:

#### Given:

- V<sub>IN</sub> is 3.5V
- SBB0 and SBB1 are disabled
- V<sub>SBB2</sub> is 3.3V
- C<sub>SBB2</sub> = 10μF
- $dV/dt_{SS} = 5mV/\mu s$
- Load2 = 10mA
- ξ is 80%

#### Calculation:

- I<sub>CSBB</sub> = 10μF x 5mV/μs (from Equation 1)
- I<sub>CSBB</sub> = 50mA

• 
$$I_{IN} = \frac{(50\text{mA} + 10\text{mA})\frac{3.3V}{3.5V}}{0.80}$$
 (from Equation 1)

I<sub>INI</sub> ~ 71mA

## **SIMO Registers**

Each SIMO buck-boost channel has registers to program its target output voltage (CNFG\_SBBx\_A.TV\_SBBx[7:0]) and its peak current limit (CNFG\_SBBx\_B.IP\_SBBx[1:0]). Additional controls are available for enabling/disabling the active-discharge resistors (CNFG\_SBBx\_B.ADE\_SBBx), operatation mode (CNFG\_SBBx\_B.OP\_MODE[1:0]), as well as enabling/disabling the SIMO buck-boost channels (CNFG\_SBBx\_B.EN\_SBBx[2:0]). For a full description of bits, registers, default values, and reset conditions, see the <u>Register Map</u>.

## SIMO Active Discharge Resistance

Each SIMO buck-boost channel has an active-discharge resistor ( $R_{AD\_SBBx}$ ) that is automatically enabled/disabled based on a CNFG\_SBBx\_B.ADE\_SBBx bit and the status of the SIMO regulator. The active discharge feature may be enabled (CNFG\_SBBx\_B.ADE\_SBBx = 1) or disabled (CNFG\_SBBx\_B.ADE\_SBBx = 0) independently for each SIMO channel. Enabling the active discharge feature helps ensure a complete and timely power down of all system peripherals. If the active-discharge resistor is enabled by default, then the active-discharge resistor is on whenever  $V_{SYS}$  is below  $V_{SYSUVLO}$  and above  $V_{POR}$ .

These resistors discharge the output when CNFG\_SBBx\_B.ADE\_SBBx = 1, and their respective SIMO channel is off. If the regulator is forced on through CNFG\_SBBx\_B.EN\_SBBx[2:0] = 0b110 or 0b111, then the resistors do not discharge the output even if the regulator is disabled by the main-bias.

Note that when  $V_{SYS}$  is less than 1.0V, the NMOS transistors that control the active-discharge resistors lose their gate drive and become open.

## SIMO Buck-Only and Boost-Only Mode

If the input voltage at IN\_SBB never falls below the target output voltage of one or more SIMO converter channels, the individual channels can be configured to be in buck mode with the bitfield CNFG\_SBBx\_B.OP\_MODE[1:0]. In buck mode, when the buck-mode channel needs service, switch M3\_x remains closed and M4 remains open (see <u>Figure 19</u>) when SBBx is being serviced. Only M1 and M2 are toggled as in a traditional buck converter for the switching cycle.

Similarly, if the input voltage at IN\_SBB never rises above the target output voltage of one or more SIMO converter channels, individual channels can be configured to be in boost mode with CNFG\_SBBx\_B.OP\_MODE[1:0]. In boost mode, when the boost-mode channel needs service, switch M1 remains closed and M2 remains open (see <u>Figure 19</u>). Only M3x and M4 are toggled as in a traditional boost converter.

Efficiency is boosted in these two modes compared to buck-boost mode due to three major factors:

- Reduced switching loss for each switching cycle: buck mode and boost mode toggles only two switches versus the
  four in buck-boost mode. Therefore, there are less switching events in a switching cycle.
- Lower inductor core losses for each switching cycle: Inductor current changes from 0A to peak current during a switching cycle. The larger the change in current the inductor experiences, the more energy is lost in the inductor core in the form of heat. In buck mode and boost mode, the peak current can be reduced since less average inductor current is needed to support a load. Less inductor current is needed because of direct energy transfer. Direct energy transfer occurs the input (IN\_SBB) is connected directly to the output (SBBx) through the inductor. Therefore, the input not only provides energy to charge the inductor, energy is also supplied to the output capacitor and load devices. Thus, less current is needed to charge the inductor to provide sufficient load to the output.
- Less frequent switching cycles with the same peak current limit setting: With the same peak current limit, because of
  direct energy transfer during the converter operation, more energy gets delivered in each switching cycle with buckonly and boost-only mode than that with buck-boost mode.

Maintain a minimum headroom of 0.7V between IN\_SBB and SBBx in buck mode because inductor charge time (dt = L x  $I_{P\_SBBx}/(V_{IN\_SBB} - V_{SBBx})$ ) increases as the difference between the IN\_SBB and SBBx voltages shrink. As the inductor current takes longer to reach the peak current limit, the MAX77658 can trigger a fault flag. Likewise, it is recommended to keep SBBx at least 0.7V higher than IN\_SBB to force the rail into boost-only mode so that the inductor current does not take too long to reach zero.

## **Applications Information**

### **SIMO Available Output Current**

The available output current on a given SIMO channel is a function of the input voltage, output voltage, the peak current limit setting, and the output current of the other SIMO channels. Analog Devices offers the <u>SIMO Calculator</u> that outlines the available capacity for specific conditions. <u>Table 12</u> is an extraction from the calculator.

**Table 12. SIMO Available Output Current for Common Applications** 

PARAMETERS	EXAMPLE 1	EXAMPLE 2	EXAMPLE 3	EXAMPLE 4
V <sub>IN_SBB</sub>	3.7V	3.7V	3.2V	3.4V
R <sub>L_DCR</sub>	90mΩ	90mΩ	90mΩ	120mΩ
SBB0	1.0V at 100mA	1.0V at 80mA	1.2V at 50mA	1.2V at 20mA
SBB1	1.2V at 75mA	1.2V at 50mA	1.8V at 100mA	1.8V at 80mA
SBB2	1.8V at 50mA	1.8V at 40mA	3.3V at 30mA	3.3V at 10mA
Operating Mode	Automatic	Automatic	Automatic	Automatic
I <sub>P_SBB0</sub>	0.50A	0.50A	0.50A	0.50A

## Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

**Table 12. SIMO Available Output Current for Common Applications (continued)** 

I <sub>P_SBB1</sub>	0.75A	0.50A	0.50A	0.50A
I <sub>P_SBB2</sub>	0.50A	0.50A	0.75A	0.50A
Utilized Capacity	81%	69%	75%	49%

<sup>\*</sup>ESR<sub>C IN</sub> = ESR<sub>C OUT</sub> =  $5m\Omega$ , L =  $1.5\mu$ H

#### **Inductor Selection**

Choose an inductance from  $1.0\mu\text{H}$  to  $2.2\mu\text{H}$ ;  $1.5\mu\text{H}$  inductors work best for most designs. Larger inductance transfers more energy to the output for each cycle and typically results in lower switching frequency, thus, better efficiency but larger output voltage ripple. See the <u>Output Capacitor Selection</u> section for more information on how to size your output capacitor to control ripple.

Choose the inductor saturation current to be greater than or equal to the maximum peak current limit setting that is used for all of the SIMO buck-boost channels ( $IP\_SBBx$ ). For example, if SBB0 is set for 0.5A, SBB1 is set for 0.75A, and SBB2 is set for 1.0A, then choose the saturation current to be greater than or equal to 1.0A.

Choose the RMS current rating of the inductor (typically the current at which the temperature rises appreciably) based on the expected load requirement of the system. For systems where the expected load conditions are not well known, be conservative and choose the RMS current to be greater than or equal to half the higher maximum peak current limit setting [ $I_{RMS} \ge MAX(I_{P\_SBB0}, I_{P\_SBB1}, I_{P\_SBB2})/2$ ]. This is a conservative choice because the SIMO buck-boost regulator implements a discontinuous conduction mode (DCM) control scheme, which returns the inductor current to zero at the end of each cycle.

Consider the DC-resistance (DCR), AC-resistance (ACR), and package size of the inductor. Typically, smaller-sized inductors have larger DC-resistance and larger AC-resistance that reduces efficiency and the total output power. Note that many inductor manufacturers have inductor families which contain different versions of core material to balance trade-offs between DCR, ACR (i.e., core losses), and component cost. For this SIMO regulator, inductors with the lowest ACR in the 1.0MHz to 2.0MHz region tend to provide the best efficiency.

#### **Input Capacitor Selection**

Choose the input bypass capacitance ( $C_{IN\_SBB}$ ) to be 22 $\mu$ F. Larger values of  $C_{IN\_SBB}$  improve the decoupling for the SIMO regulator.

 $C_{IN\_SBB}$  reduces the current peaks drawn from the battery or input power source during SIMO regulator operation and reduces switching noise in the system. The ESR/ESL of the input capacitor should be very low (i.e., ESR  $\leq$  5m $\Omega$  and ESL  $\leq$  500pH) for frequencies up to 2MHz. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients.

To fully utilize the available input voltage range of the SIMO (5.5V, max), use a capacitor with a voltage rating of 6.3V at minimum.

#### **Boost Capacitor Selection**

Choose the boost capacitance ( $C_{BST}$ ) to be 10nF. Smaller values of  $C_{BST}$  result in insufficient gate drive for M3. Larger values of  $C_{BST}$  have the potential to degrade the startup performance. Ceramic capacitors with 0201 or 0402 case sizes are recommended.

#### **Output Capacitor Selection**

Choose each output bypass capacitance ( $C_{SBBx}$ ) based on the target output voltage ripple ( $\Delta V_{SBBx}$ ): typical values are 22µF. Larger values of  $C_{SBBx}$  improve the output voltage ripple but increase the input surge currents during soft-start and output voltage changes. The output voltage ripple is a function of the inductance (L), the output voltage ( $V_{SBBx}$ ), and the peak current limit setting ( $I_{PSBx}$ ). See Equation 3 to estimate required effective capacitance.

$$C_{\text{SBBx}} = {}^{I}P_{\text{SBBx}}^{2} \times L / 2 \times V_{\text{SBBx}} \times \Delta V_{\text{SBBx}} \text{(Equation 3)}$$

The <u>SIMO Calculator</u> can be used to aid in the selection of the output capacitance. Note that most designs concern themselves with having enough capacitance on the output but there is also a maximum capacitance limitation that is calculated within the SIMO calculator; take care not to exceed the maximum capacitance.

 $C_{SBBX}$  is required to keep the output voltage ripple small. The impedance of the output capacitors (ESR, ESL) should be very low (i.e.,  $ESR \le 5m\Omega$  and  $ESL \le 500pH$ ) for frequencies up to 2MHz. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients.

A capacitor's effective capacitance decreases with increased DC bias voltage. This effect is more pronounced as capacitor case sizes decrease. Due to this characteristic, it is possible for an 0603 case size capacitor to perform well, while an 0402 case size capacitor of the same value performs poorly. The SIMO regulator is stable with low output capacitance ( $1\mu$ F) but the output voltage ripple would be large; consider the effective output capacitance value after initial tolerance, bias voltage, aging, and temperature derating.

### **Example Component Selection**

Pick input/output capacitors and the inductor for the given requirements:

V<sub>IN\_SBB</sub>, typical = 3.7V

## **Table 13. Design Requirements**

	SBB0	SBB1	SBB2
Output Voltage	3.3V	1.8V	1.2V
Maximum Load Current	50mA	60mA	80mA
Maximum Voltage Ripple	50mV	30mV	30mV

#### Inductor, Peak Current Limit, and Input Capacitor

For the best efficiency, a 1.5 $\mu$ H inductor is chosen. For this example, assume the DFE201610E-1R5M inductor from Murata is used. This particular inductor has  $91m\Omega$  of DCR.

Since the load current is low, first choose the inductor current peak to be 0.333A for all outputs. Next, enter these values into Analog Devices SIMO calculator as mentioned previously.

Symbol	Value	Unit	Per Channel Symbo	Per	Channel Va	lue	Uni
				SBB0	SBB1	SBB2	-
			Input Secti	on			
V <sub>IN</sub>	3.7000	V	V <sub>OUT</sub>	3.300	1.800	1.200	٧
L	1.50	μН	I <sub>OUT</sub>	30.0	60.0	80.0	mΑ
r <sub>L_DCR</sub>	91	mΩ	Nominal C <sub>OUT</sub>	22.0	22.0	22.0	μF
			Effective	7.8	13.0	17.0	μF
T <sub>OPERATING</sub>	25	°C	Channel Enabled?	Yes	Yes	Yes	
			Device Settings	Inputs			
Device	MAX77642/6	43/658	I <sub>L_Peak</sub>	0.333	0.333	0.333	Α
			Operating Mode	Automatic	Automatic	Automatic	
			Calculation Re	sults			
			Device Characte	ristics			
			V <sub>OUT</sub> Range	0.500V - 5.500V	0.500V - 5.500V	0.500V - 5.500V	
			Operating Mode	Buck-Boost	Buck	Buck	
			Effective Output Ca	pacitance			
			C <sub>OUT</sub> Effective	7.8	13.0	17.0	μF
			Inductor Utiliza	ation			
Total Utilization	120.2%		Utilization	35.3%	36.2%	48.7%	

Figure 21. Component Selection—High Utilization

As shown in <u>Figure 21</u>, the utilization is over 100%, which leads to high output voltage ripple. To lower utilization, increase the inductor peak current limits. For this example, 1A is used for SBB0 and 0.5A for SBB1 and SBB2. <u>Figure 22</u> shows the utilization of less than 80%. Using 0.5A for the inductor peak current limit has the added benefit of increased efficiency.

Symbol	Value	Unit	Per Cha	annel Symbol	Per	Channel Va	lue	Ur
				-	SBB0	SBB1	SBB2	
				Input Sectio	n			
V <sub>IN</sub>	3.7000	V	V <sub>OUT</sub>		3.300	1.800	1.200	٧
L	1.50	μН	I <sub>OUT</sub>		30.0	60.0	80.0	mΑ
r <sub>L_DCR</sub>	91	mΩ	C <sub>OUT</sub>	Nominal	22.0	22.0	22.0	μF
			COUT	Effective	7.8	13.0	17.0	μF
T <sub>OPERATING</sub>	25	°C	Channel E	nabled?	Yes	Yes	Yes	
				Device Settings	Inputs			
Device	MAX77642/6	43/658	I <sub>L_Peak</sub>		0.750	0.500	0.500	Α
			Operating	Mode	Automatic	Automatic	Automatic	
				Calculation Res	sults			_
				Device Character	istics			
			V <sub>OUT</sub> Rang	e	0.500V - 5.500V	0.500V - 5.500V	0.500V - 5.500V	
			Operating	Mode	Buck-Boost	Buck	Buck	
			Eff	ective Output Cap	acitance			
			C <sub>OUT</sub> Effec	tive	7.8	13.0	17.0	μF
				Inductor Utilizat	tion			
Total Utilization	73.0%		Utilization		16.3%	24.1%	32.6%	

Figure 22. Component Selection—Final Current Peak Limits

To support the selected peak currents, choose 22µF for the input capacitor.

### **Output Capacitors**

Using Equation 3 and the selected inductor current peak limits, the minimum output capacitances required are:

$$\begin{split} &C_{\text{SBB0\_min}} = \frac{I_{\text{P\_SBB0}}^2 \text{xL}}{2 \text{xV}_{\text{SBB0}} \text{x} \Delta \text{V}_{\text{SBB0}}} = \frac{1^2 \text{x2.2x10}^{-6} \text{A}^2 \text{xH}}{2 \text{x3.3x0.05}} = 6.67 \mu\text{F} \\ &C_{\text{SBB1\_min}} = \frac{I_{\text{P\_SBB1}}^2 \text{xL}}{2 \text{xV}_{\text{SBB1}} \text{x} \Delta \text{V}_{\text{SBB1}}} = \frac{0.5^2 \text{x2.2x10}^{-6} \text{A}^2 \text{xH}}{2 \text{x1.8x0.03}} = 5.09 \mu\text{F} \\ &C_{\text{SBB2\_min}} = \frac{I_{\text{P\_SBB2}}^2 \text{xL}}{2 \text{xV}_{\text{SBB2}} \text{x} \Delta \text{V}_{\text{SBB2}}} = \frac{0.5^2 \text{x2.2x10}^{-6} \text{A}^2 \text{xH}}{2 \text{x1.2x0.03}} = 7.64 \mu\text{F} \end{split}$$

For this example, the  $22\mu F$  GRM188R61A226ME15 is chosen for all three outputs. The effective capacitance after derating is the following:

 $C_{\text{SBB0}} = 8.113 \mu\text{F}$ 

 $C_{SBB1} = 13.828 \mu F$ 

 $C_{SBB2} = 16.793 \mu F$ 

Go back to the calculator and enter the capacitance for each channel. <u>Figure 23</u> shows the expected ripples, which fit the requirements.

Symbol	Value	Unit	Per Cha	annel Symbol	Per	Channel Va	lue	Uni
					SBB0	SBB1	SBB2	
				Input Section	on			
V <sub>IN</sub>	3.7000	V	V <sub>OUT</sub>		3.300	1.800	1.200	٧
L	1.50	μН	I <sub>OUT</sub>		30.0	60.0	80.0	mΑ
r <sub>L_DCR</sub>	91	mΩ	C <sub>OUT</sub>	Nominal	22.0	22.0	22.0	μF
			COUT	Effective	7.8	13.0	17.0	μF
T <sub>OPERATING</sub>	25	°C	Channel E	inabled?	Yes	Yes	Yes	
			ı	Device Settings	Inputs			
Device	MAX77642/64	13/658	I <sub>L_Peak</sub>		0.750	0.500	0.500	Α
			Operating	Mode	Automatic	Automatic	Automatic	
				Calculation Re	sults			
				Device Character	istics			
			V <sub>OUT</sub> Rang	ge	0.500V - 5.500V	0.500V - 5.500V	0.500V - 5.500V	
			Operating		Buck-Boost	Buck	Buck	
		_	_	fective Output Cap	pacitance			
			C <sub>OUT</sub> Effec	tive	7.8	13.0	17.0	μF
				Inductor Utiliza		ı		
Total Utilization	73.0%		Utilization	Current and Po	16.3%	24.1%	32.6%	
				Current and Po	wer 0.184	0.249	0.246	Δ
			P <sub>OUT_Max</sub>		0.184		0.246	
			OUT_Max	Output Voltage F		0.448	0.233	••
					83.5	57.8	44.9	mV <sub>pp</sub>
			V <sub>OUT_ripple_</sub>	_no_load	2.5%	3.2%	3.7%	PF
			V		23.9	22.8	19.5	mV <sub>pp</sub>
			V <sub>OUT_ripple_</sub>	_w_load	0.7%	1.3%	1.6%	
			f <sub>OUT_ripple</sub>		253.7	296.0	364.5	kHz
			V <sub>OUT_peak</sub>		3.313	1.812	1.209	V
			V <sub>OUT_valley</sub>		3.289	1.789	1.189	v

Figure 23. Component Selection—Expected Ripple

## **Summary**

- L = 2.2µH
- C<sub>IN\_SBB</sub> = 22μF
- Total Switching Utilization = 79%

# **Table 14. Summary of Design for Component Selection Example**

	SBB0	SBB1	SBB2
I <sub>P_SBBx</sub>	1A	0.5A	0.5A
C <sub>SBBx</sub> (nominal)	22µF	22µF	22µF
$\Delta V_{SBBx}$	35.2mV	17.9mV	14.7mV

Real applications should also consider the minimum input voltage since the battery discharges. The following is a

summary using the same components but an input voltage of 3.0V instead. The switching utilization increased to 82.4%, above the recommended 80% but still acceptable.

- L = 2.2µH
- C<sub>IN\_SBB</sub> = 22μF
- Total Switching Utilization = 82.4%

### Table 15. Summary of Design with Lower Input Voltage

	SBB0	SBB1	SBB2
I <sub>P_SBBx</sub>	1A	0.5A	0.5A
C <sub>SBBx</sub> (nominal)	22µF	22µF	22µF
$\Delta V_{SBBx}$	13.0mV	14.9mV	13.0mV

#### **SIMO Switching Frequency**

The SIMO buck-boost regulator uses a pulse frequency modulation (PFM) control scheme. The switching frequency for each output is a function of the operating mode, inductor peak current limit, input voltage, output voltage, load current, and inductance. Output capacitance is a minor factor in SIMO switching frequency. The <u>SIMO Calculator</u> can be used to estimate expected switching frequency.

At no load, switching frequencies can be as low as 10Hz. For the 3.7V input to 1.2V output channel from the <u>Example Component Selection</u> section, the switching frequency is about 327kHz.

Table 16 lists how different factors increase or decrease switching frequency.

### **Table 16. Switching Frequency Control**

FACTOR	INCREASING FREQUENCY	DECREASING FREQUENCY
Inductor Current Peak Limit	Lower Peak Limit	Higher Peak Limit
Operating Mode	Buck-Boost Mode	Buck Mode/Boost Mode
Inductor	Decrease Inductance	Increase Inductance
Input Voltage	Higher Voltage	Lower Voltage
Output Voltage	Higher Voltage	Lower Voltage
Load Current	Higher Current	Lower Current

### **Unused Outputs**

Do not leave unused outputs unconnected. If an output left unconnected is accidentally enabled, the charged inductor experiences an open circuit, and the output voltage soars above the absolute maximum rating, damaging the device. If an output is not used, do one of the following:

- 1. Disable the output (CNFG\_SBBx\_B.EN\_SBBx[2:0] = 0x4 or 0x5) and connect the output to ground. If an unused output is default enabled or can be accidentally enabled, do one of the following recommendations instead.
- 2. Bypass the unused output with a 1µF capacitor to ground.
- Connect the unused output to IN\_SBB or a different output channel if the unused output is programmed to a lower voltage. Since the output voltage is higher than the unused output, the regulator does not service the unused output even if it is unintentionally enabled.
  - Note that some OTP options have the active-discharge resistors enabled by default. Connecting an unused output
    to IN\_SBB is not recommended if the active discharge is enabled by default. If connecting the unused output to a
    different channel, disable the active-discharge resistor (CNFG\_SBBx\_B.ADE\_SBBx = 0) of the unused channel.

#### **PCB Layout Guide**

Figure 24 shows an example layout of the top layer.




Figure 24. PCB Top-Layer and Component Placement Example

#### **Capacitors**

Place decoupling capacitors as close as possible to the IC such that connections from capacitor pads to pin and from capacitor pads to ground pins are short. Keeping the connections short lowers parasitic inductance and resistance, improving performance and shrinking the physical size of hot loops.

If connections to the capacitors are through vias, use multiple vias to minimize parasitics. Also, connect loads to the capacitor pads rather than the device pins.

Most critical are the capacitors for the switching regulator: input capacitor at IN SBB and output capacitors at SBBx.

#### Input Capacitor at IN\_SBB

Minimize the parasitic inductance from PGND to input capacitor to IN SBB to reduce ringing on the LXA voltage.

#### Inductor

Keep the inductor close to the IC to reduce trace resistance; however, prioritize any regulator input/output capacitors over the inductor. Use the appropriate trace width from LXA to inductor to LXB to support the peak inductor current. Likewise, if there are vias in the path, use an appropriate amount of vias to support the peak current.

## Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

#### **Ground Connections**

As the switching regulator charges and discharges the inductor, current flows from PGND to the input capacitor ground, from output capacitor ground to PGND, or from output capacitor ground to input capacitor ground. Therefore, use a wide, continuous copper plane to connect PGND to the capacitor grounds.

When connecting the GND and PGND pins together, ensure noise from the power ground does not enter the analog ground (where GND is connected). For example, assuming the ground pins are connected through a solid ground plane on an internal layer, one via connecting GND to the internal ground plane can be sufficient to protect GND from most of the noise in the power-ground plane. Likewise, if there are other higher current or noisy circuitry near this device, avoid connecting the GND pin directly to their grounds.

For more guidelines on proper grounding, visit: <a href="https://www.analog.com/en/design/partners-and-technology/design-technology/ground-layout-board-designers.html">https://www.analog.com/en/design/partners-and-technology/design-technology/ground-layout-board-designers.html</a>.

### Detailed Description—Low Dropout Linear Regulator (LDO)/Load Switch (LSW)

The device includes two on-chip low-dropout linear regulators (LDO0/1) that can also be configured as load switches. These LDOs are optimized to have low-quiescent current. The input voltage range ( $V_{IN\_LDOx}$ ) allows it to be powered directly from the main energy source such as a Li-Poly battery or from an intermediate regulator. Each linear regulator delivers up to 150mA.

#### **Features and Benefits**

- 2x 150mA LDO
- LDO Input Voltage Range: 1.71V to 5.5V
  LSW Input Voltage Range: 1.2V to 5.5V
- Adjustable Output Voltage
- 100mV Maximum Dropout Voltage at ECT Conditions
- Programmable On-Chip Active Discharge

#### **LDO Fault Indicator**

The IC has an LDOx fault shutdown option to protect itself when an LDOx fault is detected. If this option is enabled then the regulators power down sequentially after an LDOx fault. An LDOx fault occurs when the output voltage falls below 80% of regulation target. The corresponding LDOx\_F bit remains high until the output voltage rises above 85% of regulation target.

#### LDO/LSW Simplified Block Diagram

Each LDO/LSW block has one input (IN\_LDOx) and one output (LDOx) and several ports that exchange information with the rest of the device (V<sub>REF</sub>, EN\_LDOx, ADE\_LDOx). V<sub>REF</sub> comes from the main bias circuits. CNFG\_LDOx\_B.EN\_LDOx and CNFG\_LDOx\_B.ADE\_LDOx are register bits for controlling the enable and active-discharge feature, respectively. See the *Register Map* for more information.

# Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+




Figure 25. LDO Simplified Block Diagram

### LDO/LSW Active-Discharge Resistor

Each LDO/LSW block has an active-discharge resistor ( $R_{AD\_LDO_X}$ ) that is enabled if CNFG\_LDO\_B.ADE\_LDOx = 1 and LDOx is disabled. Enabling the active discharge feature helps ensure a complete and timely power down of the resource. During power up, if  $V_{SYS} > V_{POR}$  and CNFG\_LDO\_B.ADE\_LDOx = 1, the active-discharge resistor is enabled.

#### **LDO/LSW Soft-Start**

The soft-start feature limits inrush current during startup, and is achieved by limiting the slew rate of the output voltage during startup ( $dV_{OUT\ LDOx}/dt_{SS}$ ).

More output capacitance results in higher input current surges during startup. The equation and example describes the input current surge phenomenon during startup.

The input current (I<sub>IN LDOx</sub>) during soft-start is:

$$I_{\text{IN\_LDOx}} = C_{\text{LDOx}} \frac{\text{dV}_{\text{OUT\_LDOx}}}{\text{dt}_{\text{SS}}} + I_{\text{OUT\_LDOx}}$$

where:

- . CLDOx is the capacitance on the output of the regulator
- dV<sub>OUT LDOx</sub>/dt<sub>SS</sub> is the voltage change rate of the output

For example, given the following conditions, the input current (I<sub>IN LDOx</sub>) during soft-start is 13.08mA:

Given:

- $C_{LDOX} = 2.2 \mu F$
- $dV_{OUT\_LDOx}/dt_{SS} = 1.4 \text{mV/}\mu\text{s}$
- LDOx programmed to 1.85V
- $R_{LDOx} = 185\Omega (I_{OUT} L_{DOx} = 1.85V/185\Omega = 10mA)$

Calculation:

- $I_{IN} = 2.2 \mu F \times 1.4 \text{mV/} \mu \text{s} + 10 \text{mA}$
- I<sub>IN</sub> = 13.08mA

#### **Load Switch Configuration**

Both LDO0 and LDO1 can be configured as load switches with the CNFG\_LDOx\_B.LDOx\_MD bit. As shown in <u>Figure 26</u>, the transition from LDO to LSW mode is controlled by a defined slew rate until dropout is detected. Once dropout is detected, the load switch is fully closed and the dropout interrupt flag (INT\_GLBL.DODx\_R) is set.




Figure 26. LDO to LSW Transition Waveform

## Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

## **Applications Information**

#### **Input Capacitor Selection**

Make sure the input bypass capacitance ( $C_{IN\_LDOx}$ ) is at least 2.2 $\mu$ F. Larger values of  $C_{IN\_LDOx}$  improve the decoupling for LDOx. The floor plan of the device is such that SBB0 is adjacent to IN\_LDOx and if the SIMO channel 0 output powers the input of LDOx, then its output capacitor ( $C_{SBB0}$ ) can also serve as  $C_{IN\_LDOx}$  such that only one capacitor is required.

 $C_{IN\_LDO_X}$  reduces the current peaks drawn from the battery or input power source during operation. The impedance of the input capacitor (ESR, ESL) should be very low (i.e., ESR  $\leq 50 m\Omega$  and ESL  $\leq 5nH$ ) for frequencies up to 0.5MHz. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients.

#### **Output Capacitor Selection**

For both LDO and LSW modes, choose the output bypass capacitance (C<sub>LDOx</sub>) to be 1µF.

In LDO mode, larger values of  $C_{LDO_X}$  improve output PSRR but increase input surge currents during soft-start and output voltage changes. The effective output capacitance should not exceed  $2.8\mu F$  to maintain stability.

While in LDO mode,  $C_{LDOX}$  is required to keep stability. The series inductance of the output capacitor and its series resistance should be low (i.e., ESR  $\leq$  10m $\Omega$  and ESL  $\leq$  1nH) for frequencies up to 0.5MHz. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients.

A capacitor's effective capacitance decreases with increased DC bias voltage. This effect is more pronounced with smaller capacitor case sizes. Due to this characteristic, 0603 case size capacitors tend to perform well while 0402 case size capacitors of the same value perform poorly.

### **Detailed Description—Fuel Gauge**

The MAX77658 is an ultra-low power fuel gauge which implements the Analog Devices ModelGauge m5 EZ algorithm. The IC measures voltage, current, and temperature accurately to produce fuel gauge results. The ModelGauge m5 EZ robust algorithm provides tolerance against battery diversity. This additional robustness enables simpler implementation for most applications and batteries by avoiding time-consuming battery characterization.

The ModelGauge m5 algorithm combines the short-term accuracy and linearity of a coulomb-counter with the long-term stability of a voltage-based fuel gauge, along with temperature compensation to provide industry-leading fuel gauge accuracy. The IC automatically compensates for aging, temperature, and discharge rate and provides an accurate state-of-charge (SOC) in percentage (%) and remaining capacity in milliampere-hours (mAhr) over a wide range of operating conditions. Fuel gauge error always converges to 0% as the cell approaches empty.

The IC has a register set that is compatible with Intel's DBPT v2 dynamic power standard. This allows the system designer to safely estimate the maximum allowed CPU turbo-boost power level in complex power conditions. The IC provides accurate estimation of time-to-empty and time-to-full and provides three methods for reporting the age of the battery: reduction in capacity, increase in battery resistance, and cycle odometer.

The IC contains a unique serial number. It can be used for cloud-based authentication. See the <u>Serial Number Feature</u> section for more information.

Communication to the host occurs over the standard I<sup>2</sup>C interface.

## ModelGauge m5 EZ Performance

ModelGauge m5 EZ performance provides plug-and-play operation when the IC is connected to most lithium batteries. While the IC can be custom-tuned to the application's specific battery through a characterization process for ideal performance, the IC can provide good performance for most applications with no custom characterization required. Table 17 and Figure 27 show the performance of the ModelGauge m5 algorithm in applications using ModelGauge m5 EZ configuration.

The ModelGauge m5 EZ provides good performance for most cell types. For some chemistries, such as lithium-iron-phosphate (LiFePO<sub>4</sub>) and Panasonic NCR/NCA series cells, it is suggested that the customer request a custom model from Analog Devices for best performance.

For even better fuel-gauging accuracy than ModelGauge m5 EZ, contact Analog Devices for information regarding cell characterization.

Table 17. ModelGauge m5 EZ Performance

DESCRIPTION	AFTER FIRST CYCLE* (%)	AFTER SECOND CYCLE* (%)
Tests with less than 3% error	95	97
Tests with less than 5% error	98.7	99
Tests with less than 10% error	100	100

<sup>\*</sup>Test conditions: +20°C and +40°C, run time of > 3 hours.




Figure 27. ModelGauge m5 EZ Configuration Performance

#### **Application Notes**

This data sheet describes the basic feature sets and the minimal register set needed to support the plug-and-play ModelGauge™ m5 EZ performance. Refer to the following application notes for additional reference material for the fuel gauge of MAX77658:

- ModelGauge m5 EZ User Guide
  - · Documents full register set
  - More details about ModelGauge m5 algorithm
  - Discusses additional applications
- Software Implementation Guide
  - Guidelines for software drivers including example code

#### **Standard Register Formats**

Unless otherwise stated during a given register's description, all fuel gauge registers of the MAX77658 follow the same format depending on the type of register. See <u>Table 18</u> for the resolution and range of any register described hereafter.

Table 18. ModelGauge m5 Register Standard Resolutions

REGISTER TYPE	LSb SIZE	MINIMUM VALUE	MAXIMUM VALUE	NOTES
Capacity	0.107mAh	0.0mAh	7021.106mAh	
Percentage	1/256%	0.0%	255.9961%	1% LSb when reading only the upper byte.
Voltage	1.25mV/ 16	0.0V	5.11992V	

Table 18. ModelGauge m5 Register Standard Resolutions (continued)

REGISTER TYPE	LSb SIZE	MINIMUM VALUE	MAXIMUM VALUE	NOTES
Current	33.487µA	-1.097A	1.097A	Signed two's-complement format.
Temperature	1/256°C	-128.0°C	127.996°C	Signed two's-complement format. 1°C LSb when reading only the upper byte.
Resistance	1/4096Ω	0.0Ω	15.99976Ω	
Time	5.625s	0.0s	102.3984h	
Special	_	_	_	Format details are included with the register description.

### ModelGauge m5 Algorithm

Classical coulomb-counter-based fuel gauges have excellent linearity and short-term performance. However, they suffer from drift due to the accumulation of the offset error in the current-sense measurement. Although the offset error is often very small, it cannot be eliminated. It causes the reported capacity error to increase over time and requires periodic corrections. Corrections are traditionally performed at full or empty. Some other systems also use the relaxed battery voltage to perform corrections. These systems determine the true state-of-charge (SOC) based on the battery voltage after a long time of no current flow. Both have the same limitation: if the correction condition is not observed over time in the actual application, the error in the system is boundless. The performance of classic coulomb counters is dominated by the accuracy of such corrections. Voltage measurement-based SOC estimation has accuracy limitations due to imperfect cell modeling but does not accumulate offset error over time.

The MAX77658 includes an advanced voltage fuel gauge (VFG) that estimates open-circuit voltage (OCV), even during current flow, and simulates the nonlinear internal dynamics of a Li+ battery to determine the SOC with improved accuracy. The model considers the time effects of a battery caused by the chemical reactions and impedance in the battery to determine SOC. This SOC estimation does not accumulate offset error over time. The IC performs a smart empty compensation algorithm that automatically compensates for the effect of temperature condition and load condition to provide accurate state-of-charge information. The converge-to-empty function eliminates error toward an empty state. The IC learns battery capacity over time automatically to improve long-term performance. The age information of the battery is available in the output registers.

The ModelGauge m5 algorithm combines a high-accuracy coulomb counter with a VFG. See <u>Figure 28</u>. The complementary combined result eliminates the weaknesses of both the coulomb counter and the VFG while providing the strengths of both. A mixing algorithm combines the VFG capacity with the coulomb counter and weighs each result so that both are used optimally to determine the battery state. In this way, the VFG capacity result is used to continuously make small adjustments to the battery state, canceling the coulomb-counter drift.

## Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+




Figure 28. ModelGauge m5 Algorithm

The ModelGauge m5 algorithm uses this battery state information and accounts for temperature, battery current, age, and application parameters to determine the remaining capacity available to the system. As the battery approaches the critical region near empty, the ModelGauge m5 algorithm invokes a special error correction mechanism that eliminates any error.

The ModelGauge m5 algorithm continually adapts to the cell and application through independent learning routines. As the cell ages, its change in capacity is monitored and updated and the voltage-fuel-gauge dynamics adapt based on cell-voltage behavior in the application.

#### **Analog Measurements**

The IC monitors voltage, current, and temperature. This information is provided to the fuel-gauge algorithm to predict cell capacity and also made available to the user.

#### **Voltage Measurement**

### VCell Register (0x09)

Register Type: Voltage

VCell reports the voltage measured between BATT and GND

#### AvgVCell Register (0x19)

Register Type: Voltage

The AvgVCell register reports an average of the VCell register readings.

#### MaxMinVolt Register (0x1B)

Register Type: Special Initial Value: 0x00FF

The MaxMinVolt register maintains the maximum and minimum of VCell register values since the device reset. At power-up, the maximum voltage value is set to 0x00 (the minimum) and the minimum voltage value is set to 0xFF (the maximum). Therefore, both values are changed to the voltage register reading after the first update. Host software can reset this register by writing it to its power-up value of 0x00FF. The maximum and minimum voltages are each stored as 8-bit values with a 20mV resolution. See the *Register Map* for register format.

# Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

#### **Current Measurement**

The MAX77658 monitors the current flow through the battery by measuring the voltage across the internal current sensing element. The IC is precalibrated for current-measurement accuracy in the Analog Devices factory. Additionally, the IC maintains a record of the minimum, maximum, and average current measured by the IC.

The maximum current constraints listed in the <u>Absolute Maximum Ratings</u> section should be followed to ensure the 100,000 hours lifetime of the sensing element. In general, the root mean square of current over whole lifetime should be below 0.8A, with additional limitation on peak value based on utilization. If the device utilization is 100% (charges or discharges at the highest allowable current level without stopping), then the maximum DC current rating is 0.8A. If the device utilization is 10%, then the maximum DC current allowed is 1.2A. For example, it spends 10% of its time charging, and the remaining 90% resting or discharging, then it can be allowed 1.2A charge current, but discharge currents should be below 0.74A.

### **Current Register (0x0A)**

Register Type: Current

The MAX77658 uses internal current sensing to monitor the current through the SYS FG pin. The measurement value is stored in two's-complement format. Measurement that exceeds maximum and minimum current range is stored as maximum and minimum value. The current register has a LSb value of 33.487µA, a register scale range of ±1.097A, and an allowable measurement range as described in the *Absolute Maximum Ratings*.

#### AvgCurrent Register (0x0B)

Register Type: Current

The AvgCurrent register reports an average of the Current register readings.

### MaxMinCurr Register (0x1C)

Register Type: Special Initial Value: 0x807F

The MaxMinCurr register maintains the maximum and minimum Current register values since the last IC reset or until cleared by host software. At power-up, the maximum current value is set to 0x80 (most negative) and the minimum current value is set to 0x7F (most positive). Therefore, both values are changed to the Current register reading after the first update. Host software can reset this register by writing it to its power-up value of 0x807F. The maximum and minimum currents are each stored as two's complement 8-bit values with 160mA resolution. See the <u>Register Map</u> for register format.

#### **Temperature Measurement**

The IC can be configured to measure its own internal die temperature or an external NTC thermistor.

Set Config.TSEL = 0 (default) to enable die temperature measurement. Set Config.TSEL = 1 to enable thermistor measurement.

Thermistor conversions are initiated by periodically connecting the TH and BATT pins internally. Measurement results of the TH pin are compared to the voltage of the BATT pin and converted to a ratiometric value from 0% to 100%. The active pullup is disabled when temperature measurements are complete. This reduces the current consumption.

The ratiometric results are converted to temperature using the temperature gain (TGain), temperature offset (TOff), and temperature curve (Curve) register values. Internal die temperature measurements are factory calibrated and are not affected by TGain, TOff, and Curve register settings. Refer to the <u>ModelGauge m5 EZ User Guide</u> for more details. Additionally, the IC maintains a record of the minimum, maximum, and average temperature measured by the IC.

#### Temp Register (0x08)

Register Type: Temperature

The Temp register provides the temperature measured by the thermistor or die temperature based on the Conifg register setting.

#### MaxMinTemp Register (0x1A)

Register Type: Special Initial Value: 0x807F

The MaxMinTemp register maintains the maximum and minimum Temp register (0x08) values since the last fuel-gauge reset or until cleared by host software. At power-up, the maximum value is set to 0x80 (most negative) and the minimum value is set to 0x7F (most positive). Therefore, both values are changed to the Temp register reading after the first update. Host software can reset this register by writing it to its power-up value of 0x807F. The maximum and minimum temperatures are each stored as two's complement 8-bit values with 1°C resolution. See the <u>Register Map</u> for format of the register.

#### DieTemp Register (0x34)

Register Type: Temperature

The DieTemp register provides the internal die temperature measurement. If Config.TSel = 0, DieTemp and Temp registers have the value of the die temperature.

#### **Power Measurement**

#### Power Register (0xB1)

Instant power calculation from immeidate current and voltage. The LSb is 0.171mW.

#### AvgPower Register (0xB3)

Filtered average power from the Power register. LSb is 0.171mW.

#### **Alert Function**

The Alert Threshold registers allow interrupts to be generated by detecting a high or low voltage, current, temperature, or state-of-charge. Interrupts are generated on the ALRT pin open-drain output driver. An external pullup is required to generate a logic-high signal. Alerts can be triggered by any of the following conditions:

- Battery removal: (V<sub>TH</sub> > V<sub>BATT</sub> X V<sub>DET</sub>) and battery removal detection enabled (Ber = 1).
- Battery insertion: (V<sub>TH</sub> < V<sub>BATT</sub> X (V<sub>DET</sub> V<sub>DET-HYS</sub>)) and battery insertion detection enabled (Bei = 1).
- Over/undervoltage: VAlrtTh register threshold violation (upper or lower) and alerts enabled (Aen = 1).
- Over/undertemperature: TAIrtTh register threshold violation (upper or lower) and alerts enabled (Aen = 1).
- Over/undercurrent: IAIrtTh register threshold violation (upper or lower) and alerts enabled (Aen = 1).
- Over/under SOC: SAIrtTh register threshold violation (upper or lower) and alerts enabled (Aen = 1).
- 1% SOC change: RepSOC register bit d8 (1% bit) changed (dSOCen = 1).

To prevent false interrupts, the threshold registers should be initialized before setting the <u>Aen</u> bit. Alerts generated by battery insertion or removal can only be reset by clearing the corresponding bit in the <u>Status</u> (0x00) register. Alerts generated by a threshold-level violation can be configured to be cleared only by software, or cleared automatically when the threshold level is no longer violated. See the <u>Config</u> (1Dh) and <u>Config2</u> (BBh) register descriptions for details of the alert function configuration.

#### **Serial Number Feature**

Each IC provides a unique serial number ID. To read this serial number, clear the AtRateEn and the DPEn bit in the Config2 register. The 128-bit serial information overwrites the Dynamic Power and AtRate output registers. To continue Dynamic Power and AtRate operations after reading the serial number, the host should set Config2.AtRateEn and Config2.DPEn to 1.

#### **Table 19. Serial Number Format**

ADDRESS	Config2.AtRateEn = 1    Config2.DPEn = 1	Config2.AtRateEn = 0 && Config2.DPEn = 0
0xD4	MaxPeakPower	Serial Number Word0

**Table 19. Serial Number Format (continued)** 

0xD5	SusPeakPower	Serial Number Word1
0xD9	MPPCurrent	Serial Number Word2
0xDA	SPPCurrent	Serial Number Word3
0xDC	AtQResidual	Serial Number Word4
0xDD	AtTTE	Serial Number Word5
0xDE	AtAvSoc	Serial Number Word6
0xDF	AtAvCap	Serial Number Word7

### ModelGauge m5 Memory Space

Registers that relate to functionality of the ModelGauge m5 fuel gauge are located on pages 0h-4h and are continued on pages Bh and Dh. See the <u>ModelGauge m5 EZ Algorithm</u> section for details of specific register operation. Register locations marked reserved should not be written to.

Table 20. ModelGauge m5 Register Memory Map

PAGE/WORD	00h	10h	20h	30h	40h	B0h	D0h
0h	Status	FullCapRep	TTF	Reserved	Reserved	Status2	RSense / UserMem3
1h	VAlrtTh	TTE	DevName	Reserved	Reserved	Power	ScOcvLim
2h	TAIrtTh	QRTable00	QRTable10	QRTable20	QRTable30	ID / UserMem2	VGain
3h	SAIrtTh	FullSocThr	FullCapNom	Reserved	RGain	AvgPower	SOCHold
4h	AtRate	RCell	Reserved	DieTemp	Reserved	IAIrtTh	MaxPeakPower
5h	RepCap	Reserved	Reserved	FullCap	dQAcc	TTFCfg	SusPeakPower
6h	RepSOC	AvgTA	Reserved	Reserved	dPAcc	CVMixCap	PackResistance
7h	Age	Cycles	AIN	Reserved	Reserved	CVHalfTime	SysResistance
8h	Temp	DesignCap	LearnCfg	RComp0	Reserved	CGTempCo	MinSysVoltage
9h	VCell	AvgVCell	FilterCfg	TempCo	ConvgCfg	Curve	MPPCurrent
Ah	Current	MaxMinTemp	RelaxCfg	VEmpty	VFRemCap	HibCfg	SPPCurrent
Bh	AvgCurrent	MaxMinVolt	MiscCfg	Reserved	Reserved	Config2	ModelCfg
Ch	QResidual	MaxMinCurr	TGain	Reserved	Reserved	VRipple	AtQResidual
Dh	MixSOC	Config	TOff	FStat	QH	RippleCfg	AtTTE
Eh	AvSOC	IChgTerm	CGain	Timer	Reserved	TimerH	AtAvSOC
Fh	MixCap	AvCap	COff	ShdnTimer	Reserved	Reserved	AtAvCap

# Detailed Description—I<sup>2</sup>C Serial Communication

#### **General Description**

The IC features a revision 3.0 I<sup>2</sup>C-compatible, 2-wire serial interface consisting of a bidirectional serial data line (SDA) and a serial clock line (SCL). This device acts as a slave-only device, relying on the master to generate a clock signal. SCL clock rates from 0Hz to 500kHz are supported.

 $I^2C$  is an open-drain bus, and therefore, SDA and SCL require pullups. Optional resistors (24 $\Omega$ ) in series with SDA and SCL protect the device inputs from high-voltage spikes on the bus lines. Series resistors also minimize crosstalk and undershoot on bus signals.

Figure 29 shows the functional diagram for the I<sup>2</sup>C based communications controller. For additional information on I<sup>2</sup>C, refer to the I<sup>2</sup>C Bus Specification and User Manual which is available for free through the internet.

#### **Features**

- I<sup>2</sup>C Revision 3.0 Compatible Serial Communications Channel
- Compatible with Any Bus Timing up to 400kHz
- Does not Utilize I<sup>2</sup>C Clock Stretching

## I<sup>2</sup>C Simplified Block Diagram

There are three pins (aside from GND) for the  $I^2C$ -compatible interface.  $V_{IO}$  determines the logic level, SCL is the clock line, and SDA is the data line. Note that the interface does **not** have the ability to drive the SCL line.




Figure 29. I<sup>2</sup>C Simplified Block Diagram

### I<sup>2</sup>C System Configuration

The I<sup>2</sup>C-compatible interface is a multimaster bus. The maximum number of devices that can attach to the bus is only limited by bus capacitance.

A device on the I<sup>2</sup>C bus that sends data to the bus is called a transmitter. A device that receives data from the bus is called a receiver. The device that initiates a data transfer and generates the SCL clock signals to control the data transfer is a master. Any device that is being addressed by the master is considered a slave. The I<sup>2</sup>C-compatible interface operates as a slave on the I<sup>2</sup>C bus with transmit and receive capabilities.




Figure 30. I<sup>2</sup>C System Configuration

#### I<sup>2</sup>C Interface Power

The I<sup>2</sup>C interface derives its power from  $V_{IO}$ . Typically a power input such as  $V_{IO}$  would require a local 0.1µF ceramic bypass capacitor to ground. However, in highly integrated power distribution systems, a dedicated capacitor might not be necessary. If the impedance between  $V_{IO}$  and the next closest capacitor ( $\geq 0.1$ µF) is less than 100m $\Omega$  in series with 10nH, then a local capacitor is not needed. Otherwise, bypass  $V_{IO}$  to GND with a 0.1µF ceramic capacitor.

 $V_{IO}$  accepts voltages from 1.7V to 3.6V ( $V_{IO}$ ). Cycling  $V_{IO}$  does not reset the I<sup>2</sup>C registers. When  $V_{IO}$  is less than  $V_{IOUVLO}$  and  $V_{SYS}$  is less than  $V_{SYSUVLO}$ , SDA and SCL are high-impedance

#### I<sup>2</sup>C Data Transfer

One data bit is transferred during each SCL clock cycle. The data on SDA must remain stable during the high period of the SCL clock pulse. Changes in SDA while SCL is high are control signals. See the <u>I<sup>2</sup>C Start and Stop Conditions</u> section. Each transmit sequence is framed by a START (S) condition and a STOP (P) condition. Each data packet is nine bits long: eight bits of data followed by the acknowledge bit. Data is transferred with the MSB first.

## I<sup>2</sup>C Start and Stop Conditions

When the serial interface is inactive, SDA and SCL idle high. A master device initiates communication by issuing a START condition. A START condition is a high-to-low transition on SDA with SCL high. A STOP condition is a low-to-high transition on SDA, while SCL is high. See <u>Figure 31</u>.

A START condition from the master signals the beginning of a transmission to the device. The master terminates transmission by issuing a not-acknowledge followed by a STOP condition (see the <u>I<sup>2</sup>C Acknowledge Bit</u> section for information on not-acknowledge). The STOP condition frees the bus. To issue a series of commands to the slave, the master can issue repeated start (Sr) commands instead of a STOP command to maintain control of the bus. In general a repeated start command is functionally equivalent to a regular start command.




Figure 31. I<sup>2</sup>C Start and Stop Conditions

## I<sup>2</sup>C Acknowledge Bit

Both the I<sup>2</sup>C bus master and slave devices generate acknowledge bits when receiving data. The acknowledge bit is the last bit of each nine bit data packet. To generate an acknowledge (A), the receiving device must pull SDA low before the rising edge of the acknowledge-related clock pulse (ninth pulse) and keep it low during the high period of the clock pulse. See <u>Figure 32</u>. To generate a not-acknowledge (nA), the receiving device allows SDA to be pulled high before the rising edge of the acknowledge-related clock pulse and leaves it high during the high period of the clock pulse.

Monitoring the acknowledge bits allows for detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master should reattempt communication at a later time.

This device issues an ACK for all register addresses in the possible address space even if the particular register does not exist.




Figure 32. Acknowledge Bit

#### I<sup>2</sup>C Slave Address

The I<sup>2</sup>C controller implements 7-bit slave addressing. An I<sup>2</sup>C bus master initiates communication with the slave by issuing a START condition followed by the slave address. See <u>Figure 33</u>. The OTP address is factory-programmable for one of two options. See <u>Table 21</u>. All slave addresses not mentioned in <u>Table 21</u> are not acknowledged.

## Table 21. I<sup>2</sup>C Slave Address Options

ADDRESS	7-BIT SLAVE ADDRESS	8-BIT WRITE ADDRESS	8-BIT READ ADDRESS
Main Address (ADDR = 1)*	0x48, 0b 100 1000	0x90, 0b 1001 0000	0x91, 0b 1001 0001
Main Address (ADDR = 0)*	0x40, 0b 100 0000	0x80, 0b 1000 0000	0x81, 0b 1000 0001
Fuel Gauge Address	0x36, 0b 011 0110	0x6C, 0b 0110 1100	0x6D, 0b 0110 1101
Test Mode**	0x49, 0b 100 1001	0x92, 0b 1001 0010	0x93, 0b 1001 0011

<sup>\*</sup>Perform all reads and writes on the main address. ADDR is a factory one-time programmable (OTP) option, allowing for address changes in the event of a bus conflict. <u>Contact Analog Devices</u> for more information.

<sup>\*\*</sup>When test mode is unlocked, the additional address is acknowledged. Test mode details are confidential. If possible, leave the test mode address unallocated to allow for the rare event that debugging needs to be performed in cooperation with Analog Devices.




Figure 33. Slave Address Example

### I<sup>2</sup>C Clock Stretching

In general, the clock signal generation for the  $I^2C$  bus is the responsibility of the master device. The  $I^2C$  specification allows slow slave devices to alter the clock signal by holding down the clock line. The process in which a slave device holds down the clock line is typically called clock stretching. The IC does not use any form of clock stretching to hold down the clock line.

## I<sup>2</sup>C General Call Address

This device does not implement the I<sup>2</sup>C specifications general call address and does not acknowledge the general call address (0b0000 0000).

#### I<sup>2</sup>C Device ID

This device does not support the I<sup>2</sup>C Device ID feature.

## I<sup>2</sup>C Communication Speed

This device is compatible with any bus timing up to 400kHz. The main consideration when changing bus speed through this range is the combination of the bus capacitance and pullup resistors. Larger values of bus capacitance and pullup resistance increase the time constant (C x R), slowing bus operation. Therefore, when increasing bus speeds, the pullup resistance must be decreased to maintain a reasonable time constant. Refer to the *Pullup Resistor Sizing* section of the I<sup>2</sup>C bus specification and user manual (available for free on the internet) for detailed guidance on the pullup resistor selection. In general, for bus capacitances of 200pF, a 100kHz bus needs 5.6k $\Omega$  pullup resistors, and a 400kHz bus needs about 1.5k $\Omega$  pullup resistors. Remember that, while the open-drain bus is low, the pullup resistor is dissipating power, and lower value pullup resistors dissipate more power (V<sup>2</sup>/R). Operating in high-speed mode requires some special considerations. For a full list of considerations, refer to the publicly available I<sup>2</sup>C bus specification and user manual. Major considerations concerning this part are:

- The I<sup>2</sup>C bus master uses current source pullups to shorten the signal rise.
- The I<sup>2</sup>C slave must use a different set of input filters on its SDA and SCL lines to accommodate for the higher bus.
- The communication protocols need to utilize the high-speed master code.

At power-up and after each stop condition, the bus input filters are set for standard mode, fast mode, and fast-mode plus (i.e., 0Hz to 1MHz). To switch the input filters for high-speed mode, use the high-speed master code protocols that are described in the  $\underline{{}^{2}C\ Communication\ Protocols}$  section.

#### I<sup>2</sup>C Communication Protocols

Both writing to and reading from registers are supported as described in the following subsections.

#### Writing to a Single 8-Bit Register

<u>Figure 34</u> shows the protocol for the I<sup>2</sup>C master device to write one byte of data to this device. This protocol is the same as the SMBus specification's write byte protocol.

The write byte protocol is as follows:

- 1. The master sends a start command (S).
- 2. The master sends the 7-bit slave address followed by a write bit  $(R/\overline{W} = 0)$ .
- 3. The addressed slave asserts an acknowledge (A) by pulling SDA low.
- 4. The master sends an 8-bit register pointer.
- 5. The slave acknowledges the register pointer.

# Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

- 6. The master sends a data byte.
- 7. The slave updates with the new data.
- 8. The slave acknowledges or not acknowledges the data byte. The next rising edge on SDA loads the data byte into its target register and the data becomes active.
- 9. The master sends a stop condition (P) or a repeated start condition (Sr). Issuing a P ensures that the bus input filters are set for 1MHz or slower operation. Issuing an Sr leaves the bus input filters in their current state.




Figure 34. Writing to a Single 8-Bit Register with the Write-Byte Protocol

### **Writing Multiple Bytes to Sequential Registers**

<u>Figure 35</u> shows the protocol for writing to sequential registers. This protocol is similar to the write byte protocol above, except the master continues to write after it receives the first byte of data. When the master is done writing, it issues a stop or repeated start.

The writing to sequential registers protocol is as follows:

- 1. The master sends a start command (S).
- 2. The master sends the 7-bit slave address followed by a write bit  $(R/\overline{W} = 0)$ .
- 3. The addressed slave asserts an acknowledge (A) by pulling SDA low.
- 4. The master sends an 8-bit register pointer.
- 5. The slave acknowledges the register pointer.
- 6. The master sends a data byte.
- The slave acknowledges the data byte. The next rising edge on SDA loads the data byte into its target register and the data becomes active.
- 8. Steps 6 to 7 are repeated as many times as the master requires.
- 9. During the last acknowledge-related clock pulse, the master can issue an acknowledge or a not acknowledge.
- 10. The master sends a stop condition (P) or a repeated start condition (Sr). Issuing a P ensures that the bus input filters are set for 1MHz or slower operation. Issuing an Sr leaves the bus input filters in their current state.




Figure 35. Writing to Sequential Registers X to N

#### Writing to 16-Bit Registers

The write data protocol is used to transmit data to the registers of the fuel gauge at memory addresses from 00h to FFh. Addresses 00h to FFh can be written as a block. The memory address is sent by the bus master as a single byte value immediately after the slave address. The LSB of the data to be stored is written immediately after the memory address byte is acknowledged. Because the address is automatically incremented after the last bit of each 16-bit word received by the IC, the LSB of the data at the next memory address can be written immediately after the acknowledgment of the MSB of data at the previous address. The master indicates the end of a write transaction by sending a STOP or Repeated START after receiving the last acknowledge bit. If the bus master continues an auto-incremented write transaction beyond address FFh, the IC ignores the data. Data is also ignored on writes to read-only addresses but not reserved addresses. Do not write to reserved address locations. See Figure 36 for an example write data communication sequence.




Figure 36. Example I<sup>2</sup>C Write 16-Bit Data Communication Sequence

### Reading from a Single Register

Figure 37 shows the protocol for the I<sup>2</sup>C master device to read one byte of data. This protocol is the same as the SMBus specification's read byte protocol.

The read byte protocol is as follows:

- 1. The master sends a start command (S).
- 2. The master sends the 7-bit slave address followed by a write bit  $(R/\overline{W} = 0)$ .
- 3. The addressed slave asserts an acknowledge (A) by pulling SDA low.
- 4. The master sends an 8-bit register pointer.
- 5. The slave acknowledges the register pointer.
- 6. The master sends a repeated start command (Sr).
- 7. The master sends the 7-bit slave address followed by a read bit ( $R/\overline{W} = 1$ ).
- 8. The addressed slave asserts an acknowledge by pulling SDA low.
- 9. The addressed slave places 8-bits of data on the bus from the location specified by the register pointer.
- 10. The master issues a not acknowledge (nA).
- 11. The master sends a stop condition (P) or a repeated start condition (Sr). Issuing a P ensures that the bus input filters are set for 1MHz or slower operation. Issuing an Sr leaves the bus input filters in their current state.

Note that when this device receives a stop, the register pointer is not modified. Therefore, if the master re-reads the same register, it can immediately send another read command, omitting the command to send a register pointer.




Figure 37. Reading from a Single Register with the Read Byte Protocol

#### **Reading from Sequential Registers**

<u>Figure 38</u> shows the protocol for reading from sequential registers. This protocol is similar to the read byte protocol except the master issues an acknowledge to signal the slave that it wants more data: when the master has all the data it requires it issues a not acknowledge (nA) and a stop (P) to end the transmission. The continuous read from sequential registers protocol is as follows:

- 1. The master sends a start command (S).
- 2. The master sends the 7-bit slave address followed by a write bit  $(R/\overline{W} = 0)$ .
- 3. The addressed slave asserts an acknowledge (A) by pulling SDA low.
- 4. The master sends an 8-bit register pointer.
- 5. The slave acknowledges the register pointer.
- 6. The master sends a repeated start command (Sr).
- 7. The master sends the 7-bit slave address followed by a read bit  $(R/\overline{W} = 1)$ .
- 8. The addressed slave asserts an acknowledge by pulling SDA low.
- 9. The addressed slave places 8-bits of data on the bus from the location specified by the register pointer.
- 10. The master issues an acknowledge (A) signaling the slave that it wishes to receive more data.
- 11. Steps 9 to 10 are repeated as many times as the master requires. Following the last byte of data, the master must issue a not acknowledge (nA) to signal that it wishes to stop receiving data.
- 12. The master sends a stop condition (P) or a repeated start condition (Sr). Issuing a stop (P) ensures that the bus input filters are set for 1MHz or slower operation. Issuing an Sr leaves the bus input filters in their current state.

Note that when this device receives a stop it does not modify its register pointer. Therefore, if the master re-reads the same register, it can immediately send another read command, omitting the command to send a register pointer.




Figure 38. Reading Continuously from Sequential Registers X to N

#### **Reading From 16-Bit Registers**

The Read Data protocol is used to transmit data from memory locations of the fuel gauge registers 00h to FFh. The memory address is sent by the bus master as a single byte value immediately after the slave address. Immediately following the memory address, the bus master issues a REPEATED START followed by the slave address. The MAX77658 ACKs the address and begins transmitting data. A word of data is read as two separate bytes that the master must ACK. Because the address is automatically incremented after the final bit of each 16-bit word received by the IC, the LSB of the data at the next memory address can be read immediately after the acknowledgment of the MSB of data at the previous address. The master indicates the end of a read transaction by sending a NACK followed by a STOP. If the bus master continues an auto-incremented read transaction beyond memory address FFh, the IC transmits all 1s until a NACK or STOP is received. Data from reserved address locations is undefined. See Figure 39 for an example Read Data communication sequence.




Figure 39. Example I<sup>2</sup>C Read 16-Bit Data Communication Sequence

## **Register Map**

## **MAX77658**

ADDRESS	NAME	MSB							LSB
Global		<u>'</u>		<u> </u>		<b>'</b>			
0x00	INT_GLBL0[7:0]	DOD0_R	DOD1_R	TJAL2_R	TJAL1_R	nEN_R	nEN_F	GPI0_R	GPI0_F
0x04	INT_GLBL1[7:0]	RSVD	LDO1_F	LDO0_F	SBB2_F	SBB1_F	SBB0_F	GPI1_R	GPI1_F
0x05	ERCFLAG[7:0]	SBB_FA ULT	EVT_WD T_SFT_2 3OR	SFT_CR ST_F	SFT_OF F_F	MRST_F	SYSUVL O	SYSOVL O	TOVLD
0x06	STAT_GLBL[7:0]	DIDM	вок	DOD0_S	DOD1_S	TJAL2_S	TJAL1_S	STAT_E N	STAT_IR Q
0x08	INTM_GLBL0[7:0]	DOD0_R M	DOD1_R M	TJAL2_R M	TJAL1_R M	nEN_RM	nEN_FM	GPI0_R M	GPI0_F M
0x09	INTM_GLBL1[7:0]	RSVD	LDO1_M	LDO0_M	SBB2_F M	SBB1_F M	SBB0_F M	GPI1_R M	GPI1_F M
0x10	CNFG_GLBL[7:0]	PU_DIS	T_MRST	SBIA_LP M	nEN_M	DDE[1:0]	DBEN_n EN	SFT_C1	ΓRL[1:0]
0x11	CNFG_GPIO0[7:0]	SBB_F_ SHUTDN	_	ALT_GPI O0	DBEN_G PI	DO	DRV	DI	DIR
0x12	CNFG_GPIO1[7:0]	RSVI	D[1:0]	ALT_GPI O1	DBEN_G PI	DO	DRV	DI	DIR
0x13	CNFG_GPIO2[7:0]	RSVI	D[1:0]	ALT_GPI O2	DBEN_G PI	DO	DRV	DI	DIR
0x14	<u>CID[7:0]</u>	_	_	-			CID[4:0]		
0x17	CNFG_WDT[7:0]	RSVI	D[1:0]	WDT_F	PER[1:0]	WDT_M ODE	WDT_CL R	WDT_E N	WDT_LO CK
			0	VERLAP					
Charger	T		ı	Г	ı	Г	Г	T	Г
0x01	INT_CHG[7:0]	RSVD	SYS_CN FG_I	SYS_CT RL_I	CHGIN_ CTRL_I	TJ_REG _I	CHGIN_I	CHG_I	THM_I
0x02	STAT_CHG_A[7:0]	RSVD	VCHGIN _MIN_S TAT	ICHGIN_ LIM_STA T	VSYS_M IN_STAT	TJ_REG _STAT	TH	HM_DTLS[2	:0]
0x03	STAT_CHG_B[7:0]		CHG_D	TLS[3:0]		CHGIN_[	OTLS[1:0]	CHG	TIME_S US
0x07	INT_M_CHG[7:0]	DIS_AIC L	SYS_CN FG_M	SYS_CT RL_M	CHGIN_ CTRL_M	TJ_REG _M	CHGIN_ M	CHG_M	тнм_м
0x20	CNFG_CHG_A[7:0]	THM_F	IOT[1:0]	THM_W	ARM[1:0]	THM_C	OOL[1:0]	THM_C	OLD[1:0]
0x21	CNFG_CHG_B[7:0]	VC	HGIN_MIN[	2:0]	ICI	HGIN_LIM[2	2:0]	I_PQ	CHG_EN
0x22	CNFG_CHG_C[7:0]	(	CHG_PQ[2:0	)]	I_TER	M[1:0]	T_	_TOPOFF[2	:0]
0x23	CNFG_CHG_D[7:0]	•	TJ_REG[2:0	]		VS	SYS_REG[4	:0]	
0x24	CNFG_CHG_E[7:0]			CHG_0	CC[5:0]			T_FAST_	CHG[1:0]
0x25	CNFG_CHG_F[7:0]			CHG_CC_	JEITA[5:0]			RSVD	
0x26	CNFG_CHG_G[7:0]			CHG_0	CV[5:0]			USBS	FUS_M
0x27	CNFG_CHG_H[7:0]			CHG_CV_	JEITA[5:0]			SYS_BA T_PRT	CHR_TH _EN

# Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

ADDRESS	NAME	MSB							LSB
0x28	CNFG_CHG_I[7:0]	IMON_DISCHG_SCALE[3:0]					MUX_S	SEL[3:0]	
SBB									
0x38	CNFG_SBB_TOP[7:0]	DIS_LP M	IPK_1P5 A	_	_	_	_	DRV_S	SBB[1:0]
0x39	CNFG_SBB0_A[7:0]				TV_SB	B0[7:0]			
0x3A	CNFG_SBB0_B[7:0]	OP_MC	DE[1:0]	IP_SB	B0[1:0]	ADE_SB B0	E	N_SBB0[2:	0]
0x3B	CNFG_SBB1_A[7:0]				TV_SB	B1[7:0]			
0x3C	CNFG_SBB1_B[7:0]	OP_MC	DE[1:0]	IP_SB	B1[1:0]	ADE_SB B1	E	N_SBB1[2:	0]
0x3D	CNFG_SBB2_A[7:0]				TV_SB	B2[7:0]			
0x3E	CNFG_SBB2_B[7:0]	OP_MC	DE[1:0]	IP_SB	B2[1:0]	ADE_SB B2	E	N_SBB2[2:	0]
0x3F	CNFG_DVS_SBB0_A[7 :0]				TV_SBB0	_DVS[7:0]			
LDO									
0x48	CNFG_LDO0_A[7:0]	TV_OFS _LDO0			Т	V_LDO0[6:0	)]		
0x49	CNFG_LDO0_B[7:0]	_	- LDO0_M ADE_LD EN_LDO0[2:0]					0]	
0x4A	CNFG_LDO1_A[7:0]	TV_OFS _LDO1							
0x4B	CNFG_LDO1_B[7:0]	_	_	-	LDO1_M D	ADE_LD O1	E	N_LDO1[2:	0]

## **Register Details**

## INT GLBL0 (0x00)

BIT	7	6	5	4	3	2	1	0
Field	DOD0_R	DOD1_R	TJAL2_R	TJAL1_R	nEN_R	nEN_F	GPI0_R	GPI0_F
Reset	0b0							
Access Type	Read Clears All							

BITFIELD	BITS	DESCRIPTION	DECODE
DOD0_R	7	LDO Dropout Detector Rising Interrupt	0b0 = The LDO has not detected dropout since the last time this bit was read. 0b1 = The LDO has detected dropout since the last time this bit was read.
DOD1_R	6	LDO Dropout Detector Rising Interrupt	0b0 = The LDO has not detected dropout since the last time this bit was read. 0b1 = The LDO has detected dropout since the last time this bit was read.
TJAL2_R	5	Thermal Alarm 2 Rising Interrupt	$0b0$ = The junction temperature has not risen above $T_{JAL2}$ since the last time this bit was read. $0b1$ = The junction temperature has risen above $T_{JAL2}$ since the last time this bit was read.

# Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

BITFIELD	BITS	DESCRIPTION	DECODE
TJAL1_R	4	Thermal Alarm 1 Rising Interrupt	0b0 = The junction temperature has not risen above TJAL1 since the last time this bit was read. 0b1 = The junction temperature has risen above TJAL1 since the last time this bit was read.
nEN_R	3	nEN Rising Interrupt	0b0 = No nEN rising edges have occurred since the last time this bit was read. 0b1 = A nEN rising edge has occurred since the last time this bit was read.
nEN_F	2	nEN Falling Interrupt	0b0 = No nEN falling edges have occurred since the last time this bit was read. 0b1 = A nEN falling edge occurred since the last time this bit was read.
GPI0_R	1	GPI Rising Interrupt  Note that "GPI" refers to the GPIO programmed to be an input.	0b0 = No GPI rising edges have occurred since the last time this bit was read. 0b1 = A GPI rising edge has occurred since the last time this bit was read.
GPI0_F 0		GPI Falling Interrupt  Note that the GPI is the GPIO programmed to be an input.	0b0 = No GPI falling edges have occurred since the last time this bit was read. 0b1 = A GPI falling edge has occurred since the last time this bit was read.

## INT\_GLBL1 (0x04)

BIT	7	6	5	4	3	2	1	0
Field	RSVD	LDO1_F	LDO0_F	SBB2_F	SBB1_F	SBB0_F	GPI1_R	GPI1_F
Reset	0b0							
Access Type	Read Clears All							

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
LDO1_F	6	LDO1 Fault Interrupt	0b0 = No fault has occurred on LDO1 since the last time this bit was read. 0b1 = LDO1 has fallen out of regulation since the last time this bit was read.
LDO0_F	5	LDO0 Fault Interrupt	0b0 = No fault has occurred on LDO0 since the last time this bit was read. 0b1 = LDO0 has fallen out of regulation since the last time this bit was read.
SBB2_F	4	SBB2 Fault Indicator	0b0 = No fault has occurred on SBB2 since the last time this bit was read. 0b1 = SBB2 has fallen out of regulation since the last time this bit was read.
SBB1_F	3	SBB1 Fault Indicator	0b0 = No fault has occurred on SBB1 since the last time this bit was read. 0b1 = SBB1 has fallen out of regulation since the last time this bit was read.
SBB0_F	2	SBB0 Fault Indicator	0b0 = No fault has occurred on SBB0 since the last time this bit was read. 0b1 = SBB0 has fallen out of regulation since the last time this bit was read.

# Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

BITFIELD	BITS	DESCRIPTION	DECODE
GPI1_R	1	GPI Rising Interrupt  Note that "GPI" refers to the GPIO programmed to be an input.	0b0 = No GPI rising edges have occurred since the last time this bit was read. 0b1 = A GPI rising edge has occurred since the last time this bit was read.
GPI1_F	0	GPI Falling Interrupt  Note that the GPI is the GPIO programmed to be an input.	0b0 = No GPI falling edges have occurred since the last time this bit was read. 0b1 = A GPI falling edge has occurred since the last time this bit was read.

## ERCFLAG (0x05)

BIT	7	6	5	4	3	2	1	0
Field	SBB_FAUL T	EVT_WDT_ SFT_23OR	SFT_CRST _F	SFT_OFF_ F	MRST_F	SYSUVLO	SYSOVLO	TOVLD
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Read Clears All	Read Clears All	Read Clears All	Read Clears All	Read Clears All	Read Clears All	Read Clears All	Read Clears All

BITFIELD	BITS	DESCRIPTION	DECODE		
SBB_FAULT	7	SBB Fault Shutdown Flag	0b0 = No shutdown event has occurred from SBB fault since the last time this bit was read. 0b1 = A shutdown event has occurred from SBB fault since the last time this bit was read.		
EVT_WDT_S FT_23OR	6	Watchdog Timer Expired Flag. This bit sets when the watchdog timer expires and causes a power-off (WDT_MODE = 0) or a power-reset (WDT_MODE = 1).	0b0 = Watchdog timer has not expired since the last time this bit was read. 0b1 = Watchdog timer has expired since the last time this bit was read.		
SFT_CRST_ F	5	Software Cold Reset Flag	0b0 = The software cold reset has not occurred since the last read of this register. 0b1 = The software cold reset has occurred since the last read of this register. This indicates that software has set SFT_CTRL[1:0] = 0b01.		
SFT_OFF_F	4	Software OFF Flag	0b0 = The SFT_OFF function has not occurred since the last read of this register. 0b1 = The SFT_OFF function has occurred since the last read of this register. This indicates that software has set SFT_CTRL[1:0] = 0b10.		
MRST_F	3	Manual Reset Timer	0b0 = A manual reset has not occurred since the last read of this register. 0b1 = A manual reset has occurred since the last read of this register.		
SYSUVLO	2	SYS Domain Undervoltage Lockout	0b0 = The SYS domain undervoltage lockout has not occurred since the last read of this register. 0b1 = The SYS domain undervoltage lockout has occurred since the last read of this register. This indicates that the SYS domain voltage fell below VSYSUVLO (~2.6V)		
SYSOVLO	1	SYS Domain Overvoltage Lockout	0b0 = The SYS domain overvoltage lockout has not occurred since the last read of this register. 0b1 = The SYS domain overvoltage lockout has occurred since the last read of this register. This indicates that the SYS domain voltage rose below VSYSOVLO (~5.85V)		

# Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

BITFIELD	BITS	DESCRIPTION	DECODE
TOVLD	0	Thermal Overload	0b0 = Thermal overload has not occurred since the last read of this register. 0b1 = Thermal overload has occurred since the last read of this register. This indicates that the junction temperature has exceeded 145°C.

## STAT GLBL (0x06)

BIT	7	6	5	4	3	2	1	0
Field	DIDM	BOK	DOD0_S	DOD1_S	TJAL2_S	TJAL1_S	STAT_EN	STAT_IRQ
Reset	OTP	0b1	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Read Only							

BITFIELD	BITS	DESCRIPTION	DECODE	
DIDM	7	Device Identification Bits for Metal Options	0b0 = MAX77658 0b1 = Reserved	
вок	6	BOK Interrupt Status	0b0 = Main bias is not ready. 0b1 = Main bias enabled and ready.	
DOD0_S	5	LDO0 Dropout Detector Rising Status	0b0 = LDO0 is not in dropout. 0b1 = LDO0 is in dropout.	
DOD1_S	4	LDO1 Dropout Detector Rising Status	0b0 = LDO1 is not in dropout. 0b1 = LDO1 is in dropout.	
TJAL2_S	3	Thermal Alarm 2 Status	$0b0$ = The junction temperature is less than $T_{JA2}$ . $0b1$ = The junction temperature is greater than $T_{JAL2}$ .	
TJAL1_S	2	Thermal Alarm 1 Status	$0b0$ = The junction temperature is less than $T_{JAL1}$ . $0b1$ = The junction temperature is greater than $T_{JAL1}$ .	
STAT_EN	1	Debounced Status for the nEN Input	0b0 = nEN is not active (logic-high). 0b1 = nEN is active (logic-low).	
STAT_IRQ	0	Software Version of the nIRQ MOSFET Gate Drive	ob0 = Unmasked gate drive is logic-low. Ob1 = Unmasked gate drive is logic-high.	

## INTM\_GLBL0 (0x08)

BIT	7	6	5	4	3	2	1	0
Field	DOD0_RM	DOD1_RM	TJAL2_RM	TJAL1_RM	nEN_RM	nEN_FM	GPI0_RM	GPI0_FM
Reset	0b1							
Access Type	Write, Read							

BITFIELD	BITS	DESCRIPTION	DECODE
DOD0_RM	7	LDO Dropout Detector Rising Interrupt Mask	0b0 = Unmasked. If DOD0_R goes from 0 to 1, then nIRQ goes low. nIRQ goes high when all interrupt bits are cleared. 0b1 = Masked. nIRQ does not go low due to DOD0_R.

# Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

BITFIELD	BITS	DESCRIPTION	DECODE
DOD1_RM	6	LDO Dropout Detector Rising Interrupt Mask	0b0 = Unmasked. If DOD1_R goes from 0 to 1, then nIRQ goes low. nIRQ goes high when all interrupt bits are cleared. 0b1 = Masked. nIRQ does not go low due to DOD1_R.
TJAL2_RM	5	Thermal Alarm 2 Rising Interrupt Mask	0b0 = Unmasked. If TJAL2_R goes from 0 to 1, then nIRQ goes low. nIRQ goes high when all interrupt bits are cleared. 0b1 = Masked. nIRQ does not go low due to TJAL2_R.
TJAL1_RM	4	Thermal Alarm 1 Rising Interrupt Mask	0b0 = Unmasked. If TJAL1_R goes from 0 to 1, then nIRQ goes low. nIRQ goes high when all interrupt bits are cleared. 0b1 = Masked. nIRQ does not go low due to TJAL1_R.
nEN_RM	3	nEN Rising Interrupt Mask	0b0 = Unmasked. If nEN_R goes from 0 to 1, then nIRQ goes low. nIRQ goes high when all interrupt bits are cleared. 0b1 = Masked. nIRQ does not go low due to nEN_R.
nEN_FM	2	nEN Falling Interrupt Mask	0b0 = Unmasked. If nEN_F goes from 0 to 1, then nIRQ goes low. nIRQ goes high when all interrupt bits are cleared. 0b1 = Masked. nIRQ does not go low due to nEN_F.
GPI0_RM	1	GPI Rising Interrupt Mask	0b0 = Unmasked. If GPI_R goes from 0 to 1, then nIRQ goes low. nIRQ goes high when all interrupt bits are cleared. 0b1 = Masked. nIRQ does not go low due to GPI_R.
GPI0_FM	0	GPI Falling Interrupt Mask	0b0 = Unmasked. If GPI_F goes from 0 to 1, then nIRQ goes low. nIRQ goes high when all interrupt bits are cleared. 0b1 = Masked. nIRQ does not go low due to GPI_F.

## INTM\_GLBL1 (0x09)

BIT	7	6	5	4	3	2	1	0
Field	RSVD	LDO1_M	LDO0_M	SBB2_FM	SBB1_FM	SBB0_FM	GPI1_RM	GPI1_FM
Reset	0b0	0b1						
Access Type	Write, Read							

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
LDO1_M	6	LDO1 Fault Interrupt Mask	0b0 = Unmasked. If LDO1_F goes from 0 to 1, then nIRQ goes low. nIRQ goes high when all interrupt bits are cleared. 0b1 = Masked. nIRQ does not go low due to LDO1_F.

# Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

BITFIELD	BITS	DESCRIPTION	DECODE
LDO0_M	5	LDO0 Fault Interrupt Mask	0b0 = Unmasked. If LDO0_F goes from 0 to 1, then nIRQ goes low. nIRQ goes high when all interrupt bits are cleared. 0b1 = Masked. nIRQ does not go low due to LDO0_F.
SBB2_FM	4	SBB2 Fault Interrupt Mask	0b0 = Unmasked. If SBB2_F goes from 0 to 1, then nIRQ goes low. nIRQ goes high when all interrupt bits are cleared. 0b1 = Masked. nIRQ does not go low due to SBB2_F.
SBB1_FM	3	SBB1 Fault Interrupt Mask	0b0= Unmasked. If SBB1_F goes from 0 to 1, then nIRQ goes low. nIRQ goes high when all interrupt bits are cleared. 0b1 = Masked. nIRQ does not go low due to SBB1_F.
SBB0_FM	2	SBB0 Fault Interrupt Mask	0b0 = Unmasked. If SBB0_F goes from 0 to 1, then nIRQ goes low. nIRQ goes high when all interrupt bits are cleared. 0b1 = Masked. nIRQ does not go low due to SBB0_F.
GPI1_RM	1	GPI Rising Interrupt Mask	0b0 = Unmasked. If GPI_R goes from 0 to 1, then nIRQ goes low. nIRQ goes high when all interrupt bits are cleared. 0b1 = Masked. nIRQ does not go low due to GPI_R.
GPI1_FM	0	GPI Falling Interrupt Mask	0b0 = Unmasked. If GPI_F goes from 0 to 1, then nIRQ goes low. nIRQ goes high when all interrupt bits are cleared. 0b1 = Masked. nIRQ does not go low due to GPI_F.

## CNFG\_GLBL (0x10)

BIT	7	6	5	4	3	2	1	0
Field	PU_DIS	T_MRST	SBIA_LPM	nEN_MODE[1:0]		nEN_MODE[1:0] DBEN_nEN		TRL[1:0]
Reset	0b0	OTP	OTP	0	ГР	OTP	0b00	
Access Type	Write, Read	Write, Read	Write, Read	Write, Read		Write, Read	Write,	Read

BITFIELD	BITS	DESCRIPTION	DECODE
PU_DIS	7	nEN Internal Pullup Resistor	0b0 = Strong internal nEN pullup (200kΩ) 0b1 = Weak internal nEN pullup (10MΩ)
T_MRST	6	Sets the Manual Reset Time (t <sub>MRST</sub> )	0b0 = 8s 0b1 = 4s
SBIA_LPM	5	Main Bias Low-Power Mode Software Request	0b0 = Main bias requested to be in normal-power mode by software. 0b1 = Main bias requested to be in low-power mode by software.
nEN_MODE	4:3	nEN Input (ON-KEY) Default Configuration Mode	0b00 = Push-button mode 0b01 = Slide-switch mode 0b10 = Logic mode 0b11 = Reserved

# Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

BITFIELD	BITS	DESCRIPTION	DECODE
DBEN_nEN	2	Debounce Timer Enable for the nEN Pin	0b0 = 500µs Debounce 0b1 = 30ms Debounce
SFT_CTRL	1:0	Software Reset Functions  Note that the SFT_CRST and SFT_OFF commands initiate the power-down sequence flow as described in the data sheet. This power-down sequence flow has delay elements that add up to 205.24ms (60ms delay + 10.24ms nRST assert delay + 4x2.56ms power-down slot delays + 125ms output discharge delay). If issuing the SFT_CRST and/or SFT_OFF functions in software, wait for more than 300ms before trying to issue any additional commands through I <sup>2</sup> C.	0b00 = No action 0b01 = Software cold reset (SFT_CRST). The device powers down, resets, and then powers up again. 0b10 = Software off (SFT_OFF). The device powers down, resets, and then remains off and waiting for a wake-up event. 0b11 = Reserved

## CNFG\_GPIO0 (0x11)

BIT	7	6	5	4	3	2	1	0
Field	SBB_F_SH UTDN	-	ALT_GPIO0	DBEN_GPI	DO	DRV	DI	DIR
Reset	OTP	_	OTP	0b0	0b0	0b0	0b0	0b1
Access Type	Write, Read	_	Write, Read	Write, Read	Write, Read	Write, Read	Read Only	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE		
SBB_F_SHU TDN	7	SBB Shutdown from SBB Fault	0b0 = The SBB regulator does not shut off when an SBB fault occurs 0b1 = The SBB regulator powers down sequentially when an SBB fault occurs		
ALT_GPIO0	5	Alternate Mode Enable for GPIO0	0b0 = Standard GPIO 0b1 = Active-high input, Force USB Suspend (FUS). FUS is only active if the FUS_M bit is set to 0		
DBEN_GPI	4	General Purpose Input Debounce Timer Enable for GPI0	0b0 = No debounce 0b1 = 30ms Debounce		
DO	3	General Purpose Output Data Output for GPO0	This bit is a don't care when DIR = 1 (configured as input).  When set for GPO (DIR = 0): 0b0 = GPIO is output logic-low. 0b1 = GPIO is output logic-high when set as pushpull output (DRV = 1). GPIO is high-impedance when set as an open-drain output (DRV = 0).		
DRV	2	General Purpose Output Driver Type for GPO0	This bit is a don't care when DIR = 1 (configured as input).  When set for GPO (DIR = 0): 0b0 = Open-drain 0b1 = Push-pull		
DI	1	GPIO Digital Input Value for GPI0.  Irrespective of whether the GPIO is set for GPI (DIR = 1) or GPO (DIR = 0), DI reflects the state of the GPIO.	0 = Input logic-low 1 = Input logic-high		

BITFIELD	BITS	DESCRIPTION	DECODE
DIR	0	GPIO Direction for GPIO0	0b0 = General purpose output (GPO) 0b1 = General purpose input (GPI)

### CNFG\_GPIO1 (0x12)

BIT	7	6	5	4	3	2	1	0
Field	RSVD[1:0]		ALT_GPIO1	DBEN_GPI	DO	DRV	DI	DIR
Reset	0b00		OTP	0b0	0b0	0b0	0b0	0b1
Access Type	Write, Read		Write, Read	Write, Read	Write, Read	Write, Read	Read Only	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7:6	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
ALT_GPIO1	5	Alternate Mode Enable for GPIO1	0b0 = Standard GPIO 0b1 = Active-high input, enable DVS control for SBB0: If GPIO1 = 0, SBB0 is set by TV_SBB0; If GPIO1 = 1, SBB0 is set by TV_SBB0_DVS
DBEN_GPI	4	General Purpose Input Debounce Timer Enable for GPI1	0b0 = No debounce 0b1 = 30ms Debounce
DO	3	General Purpose Output Data Output for GPO1	This bit is a don't care when DIR = 1 (configured as input).  When set for GPO (DIR = 0): 0b0 = GPIO is output logic-low. 0b1 = GPIO is output logic-high when set as pushpull output (DRV = 1). GPIO is high-impedance when set as an open-drain output (DRV = 0).
DRV	2	General Purpose Output Driver Type for GPO1	This bit is a don't care when DIR = 1 (configured as input).  When set for GPO (DIR = 0):  0b0 = Open-drain 0b1 = Push-pull
DI	1	GPIO Digital Input Value for GPI1. Irrespective of whether the GPIO is set for GPI (DIR = 1) or GPO (DIR = 0), DI reflects the state of the GPIO.	0 = Input logic-low 1 = Input logic-high
DIR	0	GPIO Direction for GPIO1	0b0 = General purpose output (GPO) 0b1 = General purpose input (GPI)

## CNFG\_GPIO2 (0x13)

BIT	7	6	5	4	3	2	1	0
Field	RSVD[1:0]		ALT_GPIO2	DBEN_GPI	DO	DRV	DI	DIR
Reset	0b00		OTP	0b0	0b0	0b0	0b0	0b1
Access Type	Write, Read		Write, Read	Write, Read	Write, Read	Write, Read	Read Only	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7:6	Reserved. Unutilized bit. Write to 0. Reads are don't care.	

BITFIELD	BITS	DESCRIPTION	DECODE
ALT_GPIO2	5	Alternate Mode Enable for GPIO2.	0b0 = Standard GPIO 0b1 = Active-high input, enable DISQBAT control: If GPIO2 = 0, DISQBAT is disabled; If GPIO2 = 1, DISQBAT is enabled
DBEN_GPI	4	General Purpose Input Debounce Timer Enable for GPI2	0b0 = No debounce 0b1 = 30ms debounce
DO	3	General Purpose Output Data Output for GPO2	This bit is a don't care when DIR = 1 (configured as input).  When set for GPO (DIR = 0): 0b0 = GPIO is output logic low. 0b1 = GPIO is output logic high when set as pushpull output (DRV = 1). GPIO is high-impedance when set as an open-drain output (DRV = 0).
DRV	2	General Purpose Output Driver Type for GPO2	This bit is a don't care when DIR = 1 (configured as input).  When set for GPO (DIR = 0): 0b0 = Open-drain 0b1 = Push-pull
DI	1	GPIO Digital Input Value for GPI2.  Irrespective of whether the GPIO is set for GPI (DIR = 1) or GPO (DIR = 0), DI reflects the state of the GPIO.	0 = Input logic-low 1 = Input logic-high
DIR	0	GPIO Direction for GPIO2	0b0 = General purpose output (GPO) 0b1 = General purpose input (GPI)

### CID (0x14)

BIT	7	6	5	4	3	2	1	0
Field	_	_	_	CID[4:0]				
Reset	_	_	_	OTP				
Access Type	-	_	_	Read Only				

BITFIELD	BITS	DESCRIPTION
CID	4:0	Chip Identification Code The chip identification code refers to a set of reset values in the register map, or the "OTP configuration."

### CNFG\_WDT (0x17)

BIT	7	6	5	4	3	2	1	0
Field	RSVD[1:0] WDT_PER[1:0]		PER[1:0]	WDT_MOD E	WDT_CLR	WDT_EN	WDT_LOC K	
Reset	0b00		0b11		0b0	0b0	OTP	OTP
Access Type	Write, Read Write		Read	Write, Read	Write, Read	Write, Read	Read Only	

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7:6	Reserved. Unutilized bit. Write to 0. Reads are don't care.	

# Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

BITFIELD	BITS	DESCRIPTION	DECODE	
WDT_PER	5:4	Watchdog Timer Period. Sets t <sub>WD</sub> . Watchdog timer is reset to the programmed value as soon as this bitfield is changed.	0b00 = 16 seconds 0b01 = 32 seconds 0b10 = 64 seconds 0b11 = 128 seconds	
WDT_MODE	3	Watchdog Timer Expired Action. Determines what the IC does after the watchdog timer expires.	0b0 = Watchdog timer expire causes power-off. 0b1 = Watchdog timer expire causes power-reset.	
WDT_CLR	2	Watchdog Timer Clear Control. Set this bit to feed (reset) the watchdog timer.	0b0 = Watchdog timer period is not reset. 0b1 = Watchdog timer is reset back to t <sub>WD</sub> .	
WDT_EN	1	Watchdog Timer Enable. Write protected depending on WDT_LOCK.	0b0 = Watchdog timer is not enabled. 0b1 = Watchdog timer is enabled. The timer expires if not reset by setting WDT_CLR.	
WDT_LOCK	0	Factory-Set Safety Bit for the Watchdog Timer. Determines if the timer can be disabled through WDT_EN or not.	0b0 = Watchdog timer can be enabled and disabled with WDT_EN. 0b1 = Watchdog timer can not be disabled with WDT_EN. However, WDT_EN can still be used to enable the watchdog timer.	

### INT CHG (0x01)

BIT	7	6	5	4	3	2	1	0
Field	RSVD	SYS_CNFG _I	SYS_CTRL _I	CHGIN_CT RL_I	TJ_REG_I	CHGIN_I	CHG_I	THM_I
Reset	0b0							
Access Type	Read Clears All							

BITFIELD	BITS	DESCRIPTION	DECODE		
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.			
SYS_CNFG_	6	System Voltage Configuration Error Interrupt	0b0 = The bit combination in CHG_CV has not been forced to change since the last time this bit was read.  0b1 = The bit combination in CHG_CV has been forced to change to ensure V <sub>SYS-REG</sub> = V <sub>FAST-CHG</sub> + 200mV since the last time this bit was read.		
SYS_CTRL_I	5	Minimum System Voltage Regulation-Loop Related Interrupt. This interrupt signals a change in the status bit VSYS_MIN_STAT.	0b0 = The minimum system voltage regulation loop has not engaged since the last time this bit was read.  0b1 = The minimum system voltage regulation loop has engaged since the last time this bit was read.		
CHGIN_CTR L_I	4	CHGIN Control-Loop Related Interrupt. This bit asserts when the input reaches current limit (I <sub>CHGIN-LIM</sub> ) or V <sub>CHGIN</sub> falls below V <sub>CHGIN_MIN</sub> .	0b0 = Neither the VCHGIN_MIN_STAT nor the ICHGIN_LIM_STAT bits have changed since the last time this bit was read. 0b1 = The VCHGIN_MIN_STAT or ICHGIN_LIM_STAT bits have changed since the last time this bit was read.		
TJ_REG_I	3	Die Junction Temperature Regulation Interrupt. This bit asserts when the die temperature (T <sub>J</sub> ) exceeds T <sub>J-REG</sub> . This interrupt signals a change in the status bit TJ_REG_STAT.	0b0 = The die temperature has not exceeded $T_{J-REG}$ since the last time this bit was read. 0b1 = The die temperature has exceeded $T_{J-REG}$ since the last time this bit was read.		

# Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

BITFIELD	BITS	DESCRIPTION	DECODE
CHGIN_I	2	CHGIN Related Interrupt	0b0 = The bits in CHGIN_DTLS[1:0] have not changed since the last time this bit was read. 0b1 = The bits in CHGIN_DTLS[1:0] have changed since the last time this bit was read.
CHG_I	1	Charger Related Interrupt	0b0 = The bits in CHG_DTLS[3:0] have not changed since the last time this bit was read. 0b1 = The bits in CHG_DTLS[3:0] have changed since the last time this bit was read.
THM_I	0	Thermistor Related Interrupt	0b0 = The bits in THM_DTLS[2:0] have not changed since the last time this bit was read. 0b1 = The bits in THM_DTLS[2:0] have changed since the last time this bit was read.

### STAT\_CHG\_A (0x02)

BIT	7	6	5	4	3	2	1	0
Field	RSVD	VCHGIN_M IN_STAT	ICHGIN_LI M_STAT	VSYS_MIN _STAT	TJ_REG_S TAT	٦	THM_DTLS[2:0	]
Reset	0b0	0b0	0b0	0b0	0b0		0b000	
Access Type	Read Only	Read Only	Read Only	Read Only	Read Only		Read Only	

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
VCHGIN_MI N_STAT	6	Minimum Input Voltage Regulation Loop Status	0b0 = The minimum CHGIN voltage regulation loop is not engaged. 0b1 = The minimum CHGIN voltage regulation loop has engaged to regulate V <sub>CHGIN</sub> ≥ V <sub>CHGIN</sub> -MIN·
ICHGIN_LIM _STAT	5	Input Current Limit Loop Status	0b0 = The CHGIN current limit loop is not engaged. 0b1 = The CHGIN current limit loop has engaged to regulate I <sub>CHGIN</sub> ≤ I <sub>CHGIN-LIM</sub> .
VSYS_MIN_ STAT	4	Minimum System Voltage Regulation Loop Status	0b0 = The minimum system voltage regulation loop is not enganged. 0b1 = The minimum system voltage regulation loop is engaged to regulate V <sub>SYS</sub> ≥ V <sub>SYS-MIN</sub> .
TJ_REG_ST AT	3	Maximum Junction Temperature Regulation Loop Status	0b0 = The maximum junction temperature regulation loop is not engaged. 0b1 = The maximum junction temperature regulation loop has engaged to regulate the junction temperature to less than T <sub>J-REG</sub> .

# Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

BITFIELD	BITS	DESCRIPTION	DECODE
THM_DTLS	2:0	Battery Temperature Details. Valid only when CHGIN_DTLS[1:0] = 0b11.	0b000 = Thermistor is disabled (Config.TSel = 0). 0b001 = Battery is cold as programmed by THM_COLD[1:0]. If thermistor and charger are enabled while the battery is cold, a battery temperature fault occurs. 0b010 = Battery is cool as programmed by THM_COOL[1:0]. 0b011 = Battery is warm as programmed by THM_WARM[1:0]. 0b100 = Battery is hot as programmed by THM_HOT[1:0]. If thermistor and charger are enabled while the battery is hot, a battery temperature fault occurs. 0b101 = Battery is in the normal temperature region. 0b110 to 0b111 = Reserved.

### STAT CHG B (0x03)

BIT	7	6	5	4	3	2	1	0
Field		CHG_D	TLS[3:0]		CHGIN_[	OTLS[1:0]	CHG	TIME_SUS
Reset		0:	<b>&lt;</b> 0		0b	00	0b0	0b0
Access Type		Read	Only		Read	Only	Read Only	Read Only

BITFIELD	BITS	DESCRIPTION	DECODE
CHG_DTLS	7:4	Charger Details	0b0000 = Off 0b0001 = Prequalification mode. 0b0010 = Fast-charge constant-current (CC) mode. 0b0011 = JEITA modified fast-charge constant- current mode. 0b0100 = Fast-charge constant-voltage (CV) mode. 0b0101 = JEITA modified fast-charge constant- voltage mode. 0b0110 = Top-off mode. 0b0111 = JEITA modified top-off mode. 0b1000 = Done 0b1001 = JEITA modified done (done was entered through the JEITA-modified fast-charge states). 0b1010 = Prequalification timer fault. 0b1011 = Fast-charge timer fault. 0b1100 = Battery temperature fault. 0b1101 to 0b1111 = Reserved.
CHGIN_DTL S	3:2	CHGIN Status Detail	0b00 = The CHGIN input voltage is below the UVLO threshold (V <sub>CHGIN</sub> < V <sub>UVLO</sub> ). 0b01 = The CHGIN input voltage is above the OVP threshold (V <sub>CHGIN</sub> > V <sub>OVP</sub> ). 0b10 = The CHGIN input is being debounced (no power accepted from CHGIN during debounce). 0b11 = The CHGIN input is okay and debounced.
CHG	1	Quick Charger Status	0b0 = Charging is not happening. 0b1 = Charging is happening.

BITFIELD	BITS	DESCRIPTION	DECODE
TIME_SUS	0	Time Suspend Indicator	0b0 = The charger's timers are either not active, or not suspended. 0b1 = The charger's active timer is suspended due to one of three reasons: charge current dropped below 20% of I <sub>FAST-CHG</sub> while the charger state machine is in FAST CHARGE CC mode, the charger is in SUPPLEMENT mode, or the charger state machine is in BATTERY TEMPERATURE FAULT mode.

### INT\_M\_CHG (0x07)

BIT	7	6	5	4	3	2	1	0
Field	DIS_AICL	SYS_CNFG _M	SYS_CTRL _M	CHGIN_CT RL_M	TJ_REG_M	CHGIN_M	CHG_M	тнм_м
Reset	0b0	0b1	0b1	0b1	0b1	0b1	0b1	0b1
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
DIS_AICL	7	Active Input Current Loop Disable	0b0 = Active input current loop active 0b1 = Active input current loop disabled
SYS_CNFG_ M	6	Setting this bit prevents the SYS_CNFG_I bit from causing hardware IRQs.	0b0 = SYS_CNFG_I is not masked. 0b1 = SYS_CNFG_I is masked.
SYS_CTRL_ M	5	Setting this bit prevents the SYS_CTRL_I bit from causing hardware IRQs.	0b0 = SYS_CTRL_I is not masked. 0b1 = SYS_CTRL_I is masked.
CHGIN_CTR L_M	4	Setting this bit prevents the CHGIN_CTRL_I bit from causing hardware IRQs.	0b0 = CHGIN_CTRL_I is not masked. 0b1 = CHGIN_CTRL_I is masked.
TJ_REG_M	3	Setting this bit prevents the TJREG_I bit from causing hardware IRQs.	0b0 = TJREG_I is not masked. 0b1 = TJREG_I is masked.
CHGIN_M	2	Setting this bit prevents the CHGIN_I bit from causing hardware IRQs.	0b0 = CHGIN_I is not masked. 0b1 = CHGIN_I is masked.
CHG_M	1	Setting this bit prevents the CHG_I bit from causing hardware IRQs.	0b0 = CHG_I is not masked. 0b1 = CHG_I is masked.
THM_M	0	Setting this bit prevents the THM_I bit from causing hardware IRQs.	0b0 = THM_I is not masked. 0b1 = THM_I is masked.

### CNFG CHG A (0x20)

BIT	7	6	5	4	3	2	1	0
Field	THM_H	OT[1:0]	THM_WARM[1:0]		THM_COOL[1:0]		THM_COLD[1:0]	
Reset	0b	00	0b	0b00		0b11		11
Access Type	Write,	Read	Write, Read		Write, Read		Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
тнм_нот	7:6		0b00 = T <sub>HOT</sub> = 45°C 0b01 = T <sub>HOT</sub> = 50°C 0b10 = T <sub>HOT</sub> = 55°C 0b11 = T <sub>HOT</sub> = 60°C

# Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

BITFIELD	BITS	DESCRIPTION	DECODE
THM_WARM	5:4	Sets the T <sub>WARM</sub> JEITA Temperature Threshold	0b00 = T <sub>WARM</sub> = 35°C 0b01 = T <sub>WARM</sub> = 40°C 0b10 = T <sub>WARM</sub> = 45°C 0b11 = T <sub>WARM</sub> = 50°C
THM_COOL	3:2	Sets the T <sub>COOL</sub> JEITA Temperature Threshold	0b00 = T <sub>COOL</sub> = 0°C 0b01 = T <sub>COOL</sub> = 5°C 0b10 = T <sub>COOL</sub> = 10°C 0b11 = T <sub>COOL</sub> = 15°C
THM_COLD	1:0	Sets the T <sub>COLD</sub> JEITA Temperature Threshold	0b00 = T <sub>COLD</sub> = -10°C 0b01 = T <sub>COLD</sub> = -5°C 0b10 = T <sub>COLD</sub> = 0°C 0b11 = T <sub>COLD</sub> = 5°C

### CNFG CHG B (0x21)

BIT	7	6	5	4	3	2	1	0
Field	VCHGIN_MIN[2:0]		ICHGIN_LIM[2:0]			I_PQ	CHG_EN	
Reset	0b000		0b000			0b0	OTP	
Access Type	Write, Read		Write, Read			Write, Read	Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
VCHGIN_MI N	7:5	Minimum CHGIN Regulation Voltage (VCHGIN-MIN)	0b000 = 4.0V 0b001 = 4.1V 0b010 = 4.2V 0b011 = 4.3V 0b100 = 4.4V 0b101 = 4.5V 0b110 = 4.6V 0b111 = 4.7V
ICHGIN_LIM	4:2	CHGIN Input Current Limit (I <sub>CHGIN-LIM</sub> )	0b000 = 475mA 0b001 = 380mA 0b010 = 285mA 0b011 = 190mA 0b100 = 95mA 0b101 to 0b111 = Reserved. Defaults to 0b100.
I_PQ	1	Sets the prequalification charge current (I <sub>PQ</sub> ) as a percentage of I <sub>FAST-CHG</sub> .	0b0 = 10% 0b1 = 20%
CHG_EN	0	Charger Enable	Default value defined by OTP bit CHG_EN_DFT: 0b0 = The battery charger is disabled. 0b1 = The battery charger is enabled.

### CNFG CHG C (0x22)

BIT	7	6	5	4	3	2	1	0
Field	CHG_PQ[2:0]			I_TER	M[1:0]	T_TOPOFF[2:0]		
Reset	0b111			0b	11	0b000		
Access Type	Write, Read		Write,	Read		Write, Read		

# Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

BITFIELD	BITS	DESCRIPTION	DECODE
CHG_PQ	7:5	Battery Prequalification Voltage Threshold (V <sub>PQ</sub> )	0b000 = 2.3V 0b001 = 2.4V 0b010 = 2.5V 0b011 = 2.6V 0b100 = 2.7V 0b101 = 2.8V 0b110 = 2.9V 0b111 = 3.0V
I_TERM	4:3	Charger Termination Current (I <sub>TERM</sub> ). I_TERM[1:0] sets the charger termination current as a percentage of the fast-charge current I <sub>FAST-CHG</sub> .	0b00 = 5% 0b01 = 7.5% 0b10 = 10% 0b11 = 15%
T_TOPOFF	2:0	Top-Off Timer Value (t <sub>TO</sub> )	0b000 = 0 minutes 0b001 = 5 minutes 0b010 = 10 minutes 0b011 = 15 minutes 0b100 = 20 minutes 0b101 = 25 minutes 0b110 = 30 minutes 0b111 = 35 minutes

### CNFG CHG D (0x23)

BIT	7	6	5	4	3	2	1	0		
Field		TJ_REG[2:0]		VSYS_REG[4:0]						
Reset		0b000		0b10110						
Access Type		Write, Read				Write, Read				

BITFIELD	BITS	DESCRIPTION	DECODE
TJ_REG	7:5	Sets the die junction temperature regulation point, T <sub>J-REG</sub> .	0b000 = 60°C 0b001 = 70°C 0b010 = 80°C 0b011 = 90°C 0b100 to 0b111 = 100°C
VSYS_REG	4:0	System Voltage Regulation (V <sub>SYS-REG</sub> )  This 5-bit configuration is a linear transfer function that starts at 3.4V and ends at 4.8V, with 50mV increments.	0x0 = 3.400V 0x1 = 3.450V 0x2 = 3.500V 
		Program V <sub>SYS_REG</sub> to at least 200mV above the higher of V <sub>FAST-CHG</sub> and V <sub>FAST-CHG</sub> - JEITA·	0x1B = 4.750V 0x1C - 0x1F = 4.800V

### CNFG CHG E (0x24)

BIT	7	6	5	4	3	2	1	0
Field		T_FAST_CHG[1:0]						
Reset		0b000001 0b01						
Access Type			Write, Read					

# Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

BITFIELD	BITS	DESCRIPTION	DECODE
CHG_CC	7:2	Sets the fast-charge constant current value, IFAST-CHG.  This 6-bit configuration is a transfer function with 7.5mA increments starts at 7.5mA and ends at 300mA, with 7.5mA increments.	0x0 = 7.5mA 0x1 = 15.0mA 0x2 = 22.5mA  0x26 = 292.5mA 0x27 to 0x3F = 300.0mA
T_FAST_CH G			0b00 = Timer disabled 0b01 = 3 hours 0b10 = 5 hours 0b11 = 7 hours

### CNFG CHG F (0x25)

BIT	7	6	5	4	3	2	1	0
Field		RSVD	_					
Reset			_					
Access Type			Write,	Read			Write, Read	_

BITFIELD	BITS	DESCRIPTION	DECODE
CHG_CC_JE ITA	7:2	Sets the modified IFAST-CHG-JEITA for when the battery is either cool or warm as defined by the THM_HOT, THM_WARM, THM_COOL, and THM_COLD temperature thresholds. This register is a don't care if the battery temperature is normal.  This 6-bit configuration is a transfer function with 7.5mA increments starts at 7.5mA and ends at 300mA, with 7.5mA increments.	0x0 = 7.5mA 0x1 = 15.0mA 0x2 = 22.5mA  0x26 = 292.5mA 0x27 to 0x3F = 300mA
RSVD	1	Reserved. Unutilized bit. Write to 0. Reads are don't care.	

### CNFG CHG G (0x26)

BIT	7	6	5	4	3	2	1	0	
Field		USBS	FUS_M						
Reset		0b000000							
Access Type		Write, Read							

BITFIELD	BITS	DESCRIPTION	DECODE
CHG_CV	7:2	Sets fast-charge battery regulation voltage, VFAST-CHG.  This 6-bit configuration is a linear transfer function that starts at 3.6V and ends at 4.6V, with 25mV increments.  Program V <sub>SYS</sub> REG to at least 200mV above	0x0 = 3.600V 0x1 = 3.625V 0x2 = 3.650V  0x27 = 4.575V
		the higher of V <sub>FAST-CHG</sub> and V <sub>FAST-CHG-</sub> JEITA if CNFG_CHG_H.SYS_BAT_PRT = 1.	0x28 to 0x3F = 4.600V

# Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

BITFIELD	BITS	DESCRIPTION	DECODE
USBS	1	Setting this bit places CHGIN in USB suspend mode.	0b0 = CHGIN is not suspended and can draw current from an adapter source. 0b1 = CHGIN is suspended and can not draw current from an adapter source.  Note: USBS = 1 results in CHGIN_I interrupt AND CHGIN_DTLS[1:0] = 0b00.
FUS_M	0	Forced USB Suspend Mask	FUS (ALT mode of GPIO0) is only active if the FUS_M bit is set to 0. See the GPIO Alternate Mode section for more details.

### CNFG\_CHG\_H (0x27)

BIT	7	6	5	4	3	2	1	0	
Field		SYS_BAT_ PRT	CHR_TH_E N						
Reset		0b000000							
Access Type			Write, Read	Write, Read					

BITFIELD	BITS	DESCRIPTION	DECODE
CHG_CV_JE ITA	7:2	Sets the modified V <sub>FAST-CHG-JEITA</sub> for when the battery is either cool or warm as defined by the THM_HOT, THM_WARM, THM_COOL, and THM_COLD temperature thresholds. This register is a don't care if the battery temperature is normal.  This 6-bit configuration is a linear transfer function that starts at 3.6V and ends at 4.6V, with 25mV increments.  Program V <sub>SYS_REG</sub> to at least 200mV above the higher of V <sub>FAST-CHG</sub> and V <sub>FAST-CHG-JEITA</sub> if CNFG_CHG_H.SYS_BAT_PRT = 1.	0x0 = 3.600V 0x1 = 3.625V 0x2 = 3.650V  0x27 = 4.575V 0x28 to 0x3F = 4.600V
SYS_BAT_P RT	1	V <sub>SYS_REG</sub> - CHG_CV Clamp By default, the V <sub>SYS_REG</sub> has to be at least 200mV higher than the programmed CHG_CV. If this bit is cleared (hardware protection is turned off), the software has to provide the protection (the SYS voltage has to be 200mV higher than the BATT voltage). If the V <sub>SYS_REG</sub> is lower than CHG_CV+200mV, the charger reduces CHG_CV to satisfy the 200mV requirement.	0b0 = V <sub>S</sub> YS_REG-CHG_CV, 200mV clamp disabled 0b1 = V <sub>S</sub> YS_REG-CHG_CV, 200mV clamp enabled
CHR_TH_EN	0	Charger Restart Threshold Enable	0b0 = Restart threshold disabled 0b1 = Restart threshold enabled

### CNFG\_CHG\_I (0x28)

BIT	7 6 5 4 3 2 1							0	
Field		IMON_DISCH	G_SCALE[3:0]		MUX_SEL[3:0]				
Reset		0:	кF		0x0				
Access Type		Write,	Read			Write,	Read		

BITFIELD	BITS	DESCRIPTION	DECODE
IMON_DISC HG_SCALE	7:4	Selects the battery discharge current full-scale current value.	0x0 = 8.2mA 0x1 = 40.5mA 0x2 = 72.3mA 0x3 = 103.4mA 0x4 = 134.1mA 0x5 = 164.1mA 0x6 = 193.7mA 0x7 = 222.7mA 0x8 = 251.2mA 0x9 = 279.3mA 0xA to 0xF = 300.0mA
MUX_SEL	3:0	Selects the analog channel to connect to AMUX:  Note that the multiplexer consumes current unless it is in the 0b0000 state. When measurements are not needed, make sure to configure MUX_SEL[3:0] = 0b0000.  Also note that for AMUX to operate, the on/off controller must be in the "Resource On" state.	0b0000 = Multiplexer is disabled and AMUX is high-impedance. 0b0001 = CHGIN voltage monitor. 0b0010 = CHGIN current monitor. 0b0011 = BATT voltage monitor. 0b0100 = BATT charge current monitor. Valid only while battery charging is happening (CHG = 1). 0b0101 = BATT discharge current monitor normal measurement. 0b0110 = BATT discharge current monitor nulling measurement. 0b0111 = Reserved. 0b1000 = Reserved. 0b1001 = AGND voltage monitor (through 100Ω pulldown resistor). 0b1010 to 0b1111 = SYS voltage monitor.

## CNFG\_SBB\_TOP (0x38)

BIT	7	6	5	4	3	2	1	0
Field	DIS_LPM	IPK_1P5A	_	_	_	_	DRV_SBB[1:0]	
Reset	0b0	0b0	-	-	_	-	0b00	
Access Type	Write, Read	Write, Read	-	-	_	-	Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
DIS_LPM	7	Disables the automatic low-power mode for each SIMO channel.	0b0 = Automatic low-power mode for each SIMO channel. 0b1 = Disable LPM feature for each SIMO channel.
IPK_1P5A	6	SBB2 Inductor Current Limit Offset	0b0 = SBB2 inductor current limit is 1.0A if CNFG_SBB_B.IP_SBB2[1:0] = 0b00. 0b1 = SBB2 inductor current limit is 1.5A if CNFG_SBB_B.IP_SBB2[1:0] = 0b00.

# Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

BITFIELD	BITS	DESCRIPTION	DECODE
DRV_SBB	1:0	SIMO Buck-Boost (all channels) Drive Strength Trim See the <i>Drive Strength</i> section for more details.	0b00 = Fastest transition time. 0b01 = A little slower than 0b00. 0b10 = A little slower than 0b01. 0b11 = A little slower than 0b10.

### CNFG SBB0 A (0x39)

BIT	7	6	5	4	3	2	1	0			
Field		TV_SBB0[7:0]									
Reset		OTP									
Access Type				Write,	Read						

BITFIELD	BITS	DESCRIPTION	DECODE
TV_SBB0	7:0	SIMO Buck-Boost Channel 0 Target Output Voltage This 8-bit configuration is a linear transfer function that starts at 0.5V, ends at 5.5V, with 25mV increments.	0x00 = 0.500V 0x01 = 0.525V 0x02 = 0.550V 0x03 = 0.575V 0x04 = 0.600V 0x05 = 0.625V 0x06 = 0.650V 0x07 = 0.675V 0x08 = 0.700V  0xC5 = 5.425V 0xC6 = 5.450V 0xC7 = 5.475V 0xC8 to 0xFF = 5.500V

### CNFG\_SBB0\_B (0x3A)

BIT	7	6	5	4	3	2	1	0
Field	OP_MC	OP_MODE[1:0]		ADE_SBB0	EN_SBB0[2:0]			
Reset	OTP		OTP OTP		OTP	OTP		
Access Type	Write, Read		Write,	Read	Write, Read	Write, Read		

BITFIELD	BITS	DESCRIPTION	DECODE		
OP_MODE	7:6	Operation Mode of SBB0	0b00 = Automatic 0b01 = Buck mode 0b10 = Boost mode 0b11 = Buck-boost mode		
IP_SBB0	5:4	SIMO Buck-Boost Channel 0 Peak Current Limit	0b00 = 1.000A 0b01 = 0.750A 0b10 = 0.500A 0b11 = 0.333A		

# Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

BITFIELD	BITS	DESCRIPTION	DECODE
ADE_SBB0	3	SIMO Buck-Boost Channel 0 Active- Discharge Enable	0b0 = The active discharge function is disabled. When SBB0 is disabled, its discharge rate is a function of the output capacitance and the external load.  0b1 = The active discharge function is enabled. When SBB0 is disabled, an internal resistor (R <sub>AD SBB0</sub> ) is activated from SBB0 to PGND to help the output voltage discharge. The output voltage discharge rate is a function of the output capacitance, the external loading, and the internal R <sub>AD_SBB0</sub> load.
EN_SBB0	2:0	Enable Control for SIMO Buck-Boost Channel 0, selecting either an FPS slot the channel powers-up and powers-down in or whether the channel is forced on or off.	0b000 = FPS slot 0 0b001 = FPS slot 1 0b010 = FPS slot 2 0b011 = FPS slot 3 0b100 = Off irrespective of FPS 0b101 = Same as 0b100 0b110 = On irrespective of FPS 0b111 = Same as 0b110

### CNFG\_SBB1\_A (0x3B)

BIT	7	6	5	4	3	2	1	0			
Field		TV_SBB1[7:0]									
Reset		OTP									
Access Type				Write,	Read						

BITFIELD	BITS	DESCRIPTION	DECODE
TV_SBB1	7:0	SIMO Buck-Boost Channel 1 Target Output Voltage This 8-bit configuration is a linear transfer function that starts at 0.5V, ends at 5.5V, with 25mV increments.	0x00 = 0.500V 0x01 = 0.525V 0x02 = 0.550V 0x03 = 0.575V 0x04 = 0.600V 0x05 = 0.625V 0x06 = 0.650V 0x07 = 0.675V 0x08 = 0.700V 0xC5 = 5.425V 0xC6 = 5.450V 0xC7 = 5.475V 0xC8 to 0xFF = 5.500V

### CNFG SBB1 B (0x3C)

BIT	7	6	5	4	3	2	1	0
Field	OP_MODE[1:0]		ADE_SBB1	EN_SBB1[2:0]				
Reset	OTP		0	P OTP OTP		OTP		
Access Type	Write, Read		Write,	Read	Write, Read		Write, Read	

# Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

BITFIELD	BITS	DESCRIPTION	DECODE
OP_MODE	7:6	Operation Mode of SBB1	0b00 = Automatic 0b01 = Buck mode 0b10 = Boost mode 0b11 = Buck-boost mode
IP_SBB1	5:4	SIMO Buck-Boost Channel 1 Peak Current Limit	0b00 = 1.000A 0b01 = 0.750A 0b10 = 0.500A 0b11 = 0.333A
ADE_SBB1	3	SIMO Buck-Boost Channel 1 Active- Discharge Enable	0b0 = The active discharge function is disabled. When SBB1 is disabled, its discharge rate is a function of the output capacitance and the external load.  0b1 = The active discharge function is enabled. When SBB1 is disabled, an internal resistor (R <sub>AD_SBB1</sub> ) is activated from SBB1 to PGND to help the output voltage discharge. The output voltage discharge rate is a function of the output capacitance, the external loading, and the internal R <sub>AD_SBB1</sub> load.
EN_SBB1	2:0	Enable control for SIMO buck-boost channel 1, selecting either an FPS slot the channel powers-up and powers-down in or whether the channel is forced on or off.	0b000 = FPS slot 0 0b001 = FPS slot 1 0b010 = FPS slot 2 0b011 = FPS slot 3 0b100 = Off irrespective of FPS 0b101 = Same as 0b100 0b110 = On irrespective of FPS 0b111 = Same as 0b110

## CNFG\_SBB2\_A (0x3D)

BIT	7	6	5	4	3	2	1	0	
Field		TV_SBB2[7:0]							
Reset				0	ГР				
Access Type				Write,	Read				

BITFIELD	BITS	DESCRIPTION	DECODE
TV_SBB2	7:0	SIMO Buck-Boost Channel 2 Target Output Voltage This 8-bit configuration is a linear transfer function that starts at 0.5V, ends at 5.5V, with 25mV increments.	0x00 = 0.500V 0x01 = 0.525V 0x02 = 0.550V 0x03 = 0.575V 0x04 = 0.600V 0x05 = 0.625V 0x06 = 0.650V 0x07 = 0.675V 0x08 = 0.700V  0xC5 = 5.425V 0xC6 = 5.450V 0xC7 = 5.475V 0xC8 to 0xFF = 5.500V

### CNFG\_SBB2\_B (0x3E)

BIT	7	6	5	4	3	2	1	0
Field	OP_MC	DDE[1:0]	IP_SBB2[1:0]		ADE_SBB2	EN_SBB2[2:0]		
Reset	0	TP	Р ОТР		OTP	OTP		
Access Type	Write,	Read	Write,	Read	Write, Read		Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
OP_MODE	7:6	Operation Mode of SBB2	0b00 = Automatic 0b01 = Buck mode 0b10 = Boost mode 0b11 = Buck-boost mode
IP_SBB2	5:4	SIMO Buck-Boost Channel 2 Peak Current Limit	0b00 = 1.000A if CNFG_SBB_TOP.IPK_1P5A = 0; 1.500A if CNFG_SBB_TOP.IPK_1P5A = 1 0b01 = 0.750A 0b10 = 0.500A 0b11 = 0.333A
ADE_SBB2	3	SIMO Buck-Boost Channel 2 Active- Discharge Enable	0b0 = The active discharge function is disabled. When SBB2 is disabled, its discharge rate is a function of the output capacitance and the external load.  0b1 = The active discharge function is enabled. When SBB2 is disabled, an internal resistor (R <sub>AD SBB2</sub> ) is activated from SBB2 to PGND to help the output voltage discharge. The output voltage discharge rate is a function of the output capacitance, the external loading, and the internal R <sub>AD SBB2</sub> load.
EN_SBB2	2:0	Enable control for SIMO buck-boost channel 2, selecting either an FPS slot the channel powers-up and powers-down in or whether the channel is forced on or off.	0b000 = FPS slot 0 0b001 = FPS slot 1 0b010 = FPS slot 2 0b011 = FPS slot 3 0b100 = Off irrespective of FPS 0b101 = Same as 0b100 0b110 = On irrespective of FPS 0b111 = Same as 0b110

### CNFG\_DVS\_SBB0\_A (0x3F)

BIT	7	6	5	4	3	2	1	0	
Field		TV_SBB0_DVS[7:0]							
Reset				0x	00				
Access Type				Write,	Read				

# Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

BITFIELD	BITS	DESCRIPTION	DECODE
TV_SBB0_D VS	7:0	SIMO Buck-Boost Channel 0 Target Output Voltage This 7-bit configuration is a linear transfer function that starts at 0.5V, ends at 5.5V, with 25mV increments.	0x00 = 0.500V 0x01 = 0.525V 0x02 = 0.550V 0x03 = 0.575V 0x04 = 0.600V 0x05 = 0.625V 0x06 = 0.650V 0x07 = 0.675V 0x08 = 0.700V 0xC5 = 5.425V 0xC6 = 5.450V 0xC7 = 5.475V 0xC8 to 0xFF = 5.500V

### CNFG\_LDO0\_A (0x48)

BIT	7	6	5	4	3	2	1	0
Field	TV_OFS_L DO0		TV_LDO0[6:0]					
Reset	OTP				OTP			
Access Type	Write, Read				Write, Read			

BITFIELD	BITS	DESCRIPTION	DECODE
TV_OFS_LD O0	7	LDO0 Output Voltage Offset. This bit applies a 1.325V offset to the output voltage of the LDO0.	0b0 = No Offset 0b1 = 1.325V Offset
TV_LDO0	6:0	LDO0 Target Output Voltage The tareget output voltage of the LDO would be TV_OFS_LDO0 + TV_LDO0. This 7-bit configuration is a linear transfer function that starts at 0.5V, ends at 3.675V, with 25mV increments.	0x00 = 0.500V 0x01 = 0.525V 0x02 = 0.550V 0x03 = 0.575V 0x04 = 0.600V 0x05 = 0.625V 0x06 = 0.650V 0x07 = 0.675V 0x08 = 0.700V  0x7E = 3.650V 0x7F = 3.675V  When TV_LDO[7] = 0, TV_LDO[6:0] sets the LDO's output voltage range from 0.5V to 3.675V.  When TV_LDO[7] = 1, TV_LDO[6:0] sets the LDO's output voltage from 1.825V to 5V.

## CNFG\_LDO0\_B (0x49)

BIT	7	6	5	4	3	2	1	0
Field	_	_	_	LDO0_MD	ADE_LDO0		EN_LDO0[2:0]	
Reset	_	_	_	OTP	OTP		ОТР	
Access Type	_	_	_	Write, Read	Write, Read		Write, Read	

# Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

BITFIELD	BITS	DESCRIPTION	DECODE
LDO0_MD	4	Operation Mode of LDO0	0b0 = Low dropout linear regulator (LDO) mode 0b1 = Load switch (LSW) mode
ADE_LDO0	3	LDO0 Active-Discharge Enable	0b0 = The active discharge function is disabled. When LDO0 is disabled, its discharge rate is a function of the output capacitance and the external load.  0b1 = The active discharge function is enabled. When LDO is disabled, an internal resistor (R <sub>AD_LDO</sub> ) is activated from LDO to GND to help the output voltage discharge. The output voltage discharge rate is a function of the output capacitance, the external loading, and the internal R <sub>AD_LDO</sub> load.
EN_LDO0	2:0	Enable Control for LDO0, selecting either an FPS slot the channel powers-up and powers-down in or whether the channel is forced on or off.	0b000 = FPS slot 0 0b001 = FPS slot 1 0b010 = FPS slot 2 0b011 = FPS slot 3 0b100 = Off irrespective of FPS 0b101 = Same as 0b100 0b110 = On irrespective of FPS 0b111 = Same as 0b110

### CNFG LDO1 A (0x4A)

BIT	7	6	5	4	3	2	1	0
Field	TV_OFS_L DO1		TV_LDO1[6:0]					
Reset	OTP				OTP			
Access Type	Write, Read				Write, Read			

BITFIELD	BITS	DESCRIPTION	DECODE
TV_OFS_LD O1	7	LDO1 Output Voltage Offset. This bit applies a 1.325V offset to the output voltage of the LDO1.	0b0 = No offset 0b1 = 1.325V offset
TV_LDO1	6:0	LDO1 Target Output Voltage The target output voltage of the LDO would be TV_OFS_LDO1 + TV_LDO1. This 7-bit configuration is a linear transfer function that starts at 0.5V, ends at 3.675V, with 25mV increments.	0x00 = 0.500V 0x01 = 0.525V 0x02 = 0.550V 0x03 = 0.575V 0x04 = 0.600V 0x05 = 0.625V 0x06 = 0.650V 0x07 = 0.675V 0x08 = 0.700V  0x7E = 3.650V 0x7F = 3.675V  When TV_LDO[7] = 0, TV_LDO[6:0] sets the LDO's output voltage range from 0.5V to 3.675V.  When TV_LDO[7] = 1, TV_LDO[6:0] sets the LDO's output voltage from 1.825V to 5V.

### CNFG\_LDO1\_B (0x4B)

BIT	7	6	5	4	3	2	1	0
Field	_	_	_	LDO1_MD	ADE_LDO1		EN_LDO1[2:0]	
Reset	_	_	_	OTP	OTP		OTP	
Access Type	_	_	_	Write, Read	Write, Read		Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
LDO1_MD	4	Operation Mode of LDO	0b0 = Low dropout linear regulator (LDO) mode 0b1 = Load switch (LSW) mode
ADE_LDO1	3	LDO1 Active-Discharge Enable	0b0 = The active discharge function is disabled. When LDO0 is disabled, its discharge rate is a function of the output capacitance and the external load. 0b1 = The active discharge function is enabled. When LDO is disabled, an internal resistor (R <sub>AD_LDO</sub> ) is activated from LDO to GND to help the output voltage discharge. The output voltage discharge rate is a function of the output capacitance, the external loading, and the internal R <sub>AD_LDO</sub> load.
EN_LDO1	2:0	Enable control for LDO1, selecting either an FPS slot the channel powers-up and powers-down in or whether the channel is forced on or off.	0b000 = FPS slot 0 0b001 = FPS slot 1 0b010 = FPS slot 2 0b011 = FPS slot 3 0b100 = Off irrespective of FPS 0b101 = Same as 0b100 0b110 = On irrespective of FPS 0b111 = Same as 0b110

### **Fuel Gauge**

i doi Odd	J -	1						_		
ADDRESS	NAME	MSB							LSB	
Status and	Status and Configuration Registers									
0x00	<u>Status[15:8]</u>	Br	Smx	Tmx	Vmx	Bi	Smn	Tmn	Vmn	
UXUU	Status[7:0]	dSOCi	lmx	Х	Х	Bst	lmn	POR	Х	
0x01	VAIrtTh[15:8]				VMA	X[7:0]				
UXUT	VAlrtTh[7:0]				VMIN	N[7:0]				
0x02	TAIrtTh[15:8]				TMA	X[7:0]				
0X02	TAIrtTh[7:0]				TMIN	N[7:0]				
0x03	SAIrtTh[15:8]	SMAX[7:0]								
UXUS	SAIrtTh[7:0]				SMIN	N[7:0]				
0x13	FullSOCThr[15:8]				FullSOC	Thr[15:8]				
UXIS	FullSOCThr[7:0]				FullSOC	Thr[7:0]				
0x18	DesignCap[15:8]				DesignC	ap[15:8]				
UXIO	DesignCap[7:0]				Design(	Cap[7:0]				
	Config[15:8]	TSel	SS	TS	VS	IS	THSH	Ten	Tex	
0x1D	Config[7:0]	SHDN	COMMS H	0	ETHRM	FTHRM	Aen	Bei	Ber	
0x1E	IChgTerm[15:8]			-	ICHGTe	rm[15:8]			-	

ADDRESS	NAME	MSB							LSB
	IChgTerm[7:0]				ICHGT	erm[7:0]		'	
0.04	DevName[15:8]	_	_	_	_	_	_	_	_
0x21	DevName[7:0]	_	_	_	_	_	_	_	_
2 22	LearnCfg[15:8]	0	1	0	0	0	1	0	0
0x28	LearnCfg[7:0]	1		LS[2:0]		0	1	1	0
2 22	FilterCfg[15:8]	1	1	_	_	_		MIX[3:1]	
0x29	FilterCfg[7:0]	MIX[0]		VOLT[2:0]			NCU	RR[3:0]	
004	VEmpty[15:8]				VE	8:1]			
0x3A	VEmpty[7:0]	VE[0]				VR[6:0]			
0vD1	Power[15:8]	-	-	_	_	-	_	-	-
0xB1	Power[7:0]	_	_	_	_	-	_	_	_
0D0	AvgPower[15:8]			•	AvgPov	/er[15:8]			
0xB3	AvgPower[7:0]				AvgPov	wer[7:0]			
0xB4	IAIrtTh[15:8]				IMAX	ζ[7:0]			
UXB4	IAIrtTh[7:0]				IMIN	I[7:0]			
0xBB	Config2[15:8]	0	0	AtRateE N	DPEN		POV	VR[3:0]	
	Config2[7:0]	dSOCen	TAIrtEn	LDMdl	_	DRCf	g[1:0]	CPMode	_
		•	0	VERLAP	•	•			
Measureme	ent Registers								
0x08	Temp[15:8]	TEMP[15:8]							
UXUO	Temp[7:0]	TEMP[7:0]							
0x09	Vcell[15:8]	VCELL[15:8]							
UXU9	Vcell[7:0]		VCELL[7:0]						
0x0A	Current[15:8]				Currer	nt[15:8]			
UXUA	Current[7:0]				Curre	nt[7:0]			
0x0B	AvgCurrent[15:8]				AvgCurr	ent[15:8]			
0,00	AvgCurrent[7:0]				AvgCur	rent[7:0]			
0x16	AvgTA[15:8]					\[15:8]			
0.00	AvgTA[7:0]				AvgT	A[7:0]			
0x19	AvgVCell[15:8]				AvgVCE	LL[15:8]			
0.7.10	AvgVCell[7:0]				AvgVCI	ELL[7:0]			
0x1A	MaxMinTemp[15:8]				MaxTempe	erature[7:0]			
OXIA	MaxMinTemp[7:0]				MinTempe	erature[7:0]			
0x1B	MaxMinVolt[15:8]					age[7:0]			
OXID	MaxMinVolt[7:0]				MinVolt	age[7:0]			
0x1C	MaxMinCurr[15:8]					rent[7:0]			
0.10	MaxMinCurr[7:0]					rent[7:0]			
0x27	AIN0[15:8]					[15:8]			
UAZ1	AIN0[7:0]					[7:0]			
0x3E	Timer[15:8]				TIME	R[15:8]			
	Timer[7:0]		TIMER[7:0]						
0xBE	<u>TimerH[15:8]</u>				TIMER	H[15:8]			

# Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

ADDRESS	NAME	MSB							LSB
	TimerH[7:0]				TIME	RH[7:0]	'	<u>'</u>	'
		•	C	OVERLAP					
ModelGaug	e m5 Output Registers								
005	RepCap[15:8]		RepCap[15:8]						
0x05	RepCap[7:0]				RepC	ap[7:0]			
0,,06	RepSOC[15:8]				RepSC	OC[15:8]			
0x06	RepSOC[7:0]				RepS	OC[7:0]			
00	AvSOC[15:8]				AvSO	C[15:8]			
0x0E	AvSOC[7:0]		AvSOC[7:0]						
040	FullCapRep[15:8]		FullCapRep[15:8]						
0x10	FullCapRep[7:0]		FullCapRep[7:0]						
011	TTE[15:8]				TTE	[15:8]			
0x11	TTE[7:0]				TTE	[7:0]			
0x14	RCell[15:8]				RCel	I[15:8]			
UX 14	RCell[7:0]				RCe	II[7:0]			
0x17	Cycles[15:8]				Cycle	s[15:8]			
UXII	Cycles[7:0]				Cycle	es[7:0]			
0x1F	AvCap[15:8]				AvCa	p[15:8]			
UXIF	AvCap[7:0]				AvCa	ap[7:0]			
0x20	TTF[15:8]				TTF	[15:8]			
UXZU	TTF[7:0]								

## **Register Details**

### Status (0x00)

Interrupt status register for the FG block.

interrupt statu								
BIT	15	14	13	12	11	10	9	8
Field	Br	Smx	Tmx	Vmx	Bi	Smn	Tmn	Vmn
Reset	0b1	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only
BIT	7	6	5	4	3	2	1	0
BIT Field	7 dSOCi	6 Imx	5 X	<b>4</b> X	3 Bst	2 Imn	1 POR	<b>0</b> X
	7 dSOCi 0b1		-	<u> </u>	•	_	1 POR 0b1	•

BITFIELD	BITS	DESCRIPTION	DECODE			
Br	15	Battery Removal	This bit is set to 1 when the device detects that a battery has been removed from the system. This bit must be cleared by system software to detect the next removal event. Br is set to 1 at power-up.			

# Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

BITFIELD	BITS	DESCRIPTION	DECODE
Smx	14	Maximum SOCALRT Threshold Exceeded	This bit is set to 1 whenever SOC rises above the maximum SAIrtTh value. This bit may or may not need to be cleared by system software to detect the next event. See the Config.SS description. The bit is cleared to 0 at power-up.
Tmx	13	Maximum TALRT Threshold Exceeded	This bit is set to 1 whenever the reading at the Temperature register rises above the maximum TAIrtTh value. This bit may or may not need to be cleared by system software to detect the next event. See the Config.TS description. The bit is cleared to 0 at power-up.
Vmx	12	Maximum VALRT Threshold Exceeded	This bit is set to 1 whenever a VCell register reading is above the maximum VAIrtTh value. This bit may or may not need to be cleared by system software to detect the next event. See the Config.VS description. This bit is set to 0 at power-up.
Bi	11	Battery Insertion	This bit is set to 1 when the device detects that a battery has been inserted into the system by monitoring the AIN pin. This bit must be cleared by system software to detect the next insertion event. Bi is set to 0 at power-up.
Smn	10	Minimum SOCALRT Threshold Exceeded	This bit is set to 1 whenever SOC rises above the minimum SAIrtTh value. This bit may or may not need to be cleared by system software to detect the next event. See the Config.SS description. The bit is cleared to 0 at power-up.
Tmn	9	Minimum TALRT Threshold Exceeded	This bit is set to 1 whenever the reading at the Temperature register rises above the minimum TAIrtTh value. This bit may or may not need to be cleared by system software to detect the next event. See the Config.TS description. The bit is cleared to 0 at power-up.
Vmn	8	Minimum VALRT Threshold Exceeded	This bit is set to 1 whenever a VCell register reading is above the minimum VAlrtTh value. This bit may or may not need to be cleared by system software to detect the next event. See the Config.VS description. This bit is set to 0 at power-up.
dSOCi	7	1% SOC Change Alert	This bit is set to 1 whenever the RepSOC register crosses an interger percentage boundary such as 50.0%, 51.0%, etc. Must be cleared by host software. dSOCi is set to 1 at power-up.
lmx	6	Maximum Current-Alert Threhold Exceeded	This bit is set to 1 whenever a Current register reading is above the IAIrtTh.IMAX threhold. This bit may or may not need to be cleared by system software to detect the next event. See the Config.IS description. The bit is cleared to 0 at power-up.
Х	5	Don't Care	This bit is undefined and can be logic 0 or 1
Х	4	Don't Care	This bit is undefined and can be logic 0 or 1
Bst	3	Battery Status	Useful when the IC is used in a host-side application. This bit is set to 0 when a battery is present in the system, and set to 1 when the battery is absent. Bst is set to 0 at power-up.

BITFIELD	BITS	DESCRIPTION	DECODE
Imn	2	Minimum Current-Alert Threshold Exceeded	This bit is set to 1 whenever a Current register reading is below the IAIrtTH.IMIN threshold. This bit may or may not need to be cleared by system software to detect the next event. See the Config.IS description. The bit is cleared to 0 at power-up.
POR	1	Power-On Reset	This bit is set to 1 when the device detects that a software or hardware POR event has occurred. This bit must be cleared by system software to detect the next POR event. POR is set to 1 at power-up.
X	0	Don't Care	This bit is undefined and can be logic 0 or 1.

#### VAIrtTh (0x01)

The VAIrtTh register sets upper and lower limits that generate an alert if exceeded by the VCell register value.

BIT	15	14	13	12	11	10	9	8
Field	VMAX[7:0]							
Reset	0xFF							
Access Type				Write,	Read			
BIT	7	6	5	4	3	2	1	0
Field				VMIN	I[7:0]			
Reset	0x00							
Access Type				Write,	Read			

BITFIELD	BITS	DESCRIPTION	DECODE		
VMAX	15:8	Maximum Voltage Reading. An alert is generated if the VCell register reading exceeds this value.	Register type: special Set Max = 0xFF to disable. Selectable with 20mV resolution over the full operating range of the VCell register.		
VMIN	7:0	Minimum Voltage Reading. An alert is generated if the VCell register reading falls below this value.	Register type: special Set Min = 0x00 to disable. Selectable with 20mV resolution over the full operating range of the VCell register.		

### TAIrtTh (0x02)

The TAIrtTh register sets upper and lower limits that generate an alert if exceeded by the Temp register value.

BIT	15	14	13	12	11	10	9	8
Field	TMAX[7:0]							
Reset		0x7F						
Access Type		Write, Read						
BIT	7	6	5	4	3	2	1	0
Field		•	•	TMIN	I[7:0]	•	•	
Reset	0x80							
Access Type				Write,	Read			

BITFIELD	BITS	DESCRIPTION	DECODE
TMAX	15:8	Sets an alert threshold for maximum temperature.	Register type: special Set Max = 0x7F to disable. Stored in two's complement format with 1°C resolution over the full operating range of the Temp register.
TMIN	7:0	Sets an alert threshold for minimum temperature.	Register type: special Set Min = 0x80 to disable. Stored in two's complement format with 1°C resolution over the full operating range of the Temp register.

#### SAIrtTh (0x03)

The SAIrtTh register sets upper and lower limits that generate an alert if exceeded by RepSOC.

BIT	15	14	13	12	11	10	9	8
Field		SMAX[7:0]						
Reset		0xFF						
Access Type				Write,	Read			
BIT	7	6	5	4	3	2	1	0
Field				SMIN	N[7:0]			
Reset		0x00						
Access Type				Write,	Read			

BITFIELD	BITS	DESCRIPTION	DECODE
SMAX	15:8	Sets an alert for maximum SOC.	Register type: special This may be used for charge termination, or for power-management near full. Set to 0xFF to disable. The threshold is configurable with 1% resolution over the full operating range of the RepSOC register.
SMIN	7:0	Sets an alert for minimum SOC.	Register type: special This may be used for discharge termination, or for power-management near empty. Set to 0x00 to disable. The threshold is configurable with 1% resolution over the full operating range of the RepSOC register.

#### FullSOCThr (0x13)

The FullSOCThr register gates detection of end-of-charge. VFSOC must be larger than the FullSOCThr value before IChgTerm is compared to the AvgCurrent register value. The recommended FullSOCThr register setting for most custom characterized applications is 95% (default, 0x5F05). For EZ Performance applications, the recommendation is 80% (0x5005). See the *IChgTerm* register description and refer to the *ModelGauge m5 EZ User Guide* for details.

BIT	15	14	13	12	11	10	9	8
Field		FullSOCThr[15:8]						
Reset		0x5000						
Access Type				Write,	Read			

## Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

BIT	7	6	5	4	3	2	1	0
Field	FullSOCThr[7:0]							
Reset		0x5000						
Access Type	Write, Read							
BITFIELD	BITS	BITS DESCRIPTION DECODE						

BITFIELD	BITS	DESCRIPTION	DECODE
FullSOCThr	15:0	Default value: 95%.	Register type: percentage

#### DesignCap (0x18)

The DesignCap register holds the nominal capacity of the cell. This value is used to determine the age of the cell by comparing against the measured present cell capacity.

BIT	15	14	13	12	11	10	9	8
Field	DesignCap[15:8]							
Reset		0x0BB8						
Access Type		Write, Read						
BIT	7	6	5	4	3	2	1	0
Field				Design	Cap[7:0]			
Reset		0x0BB8						
Access Type				Write,	Read			

BITFIELD	BITS	DESCRIPTION	DECODE
DesignCap	15:0	Expected cell capacity.	Register type: capacity

#### Config (0x1D)

The Config registers (Config and Config2) hold all shutdown enable, alert enable, and temperature enable control bits of the fuel gauge. Writing a bit location enables the corresponding function within one task period. Please note that the shutdown mode of the other components of the IC is controlled by the on/off controller.

BIT	15	14	13	12	11	10	9	8
Field	TSel	SS	TS	VS	IS	THSH	Ten	Tex
Reset	0b0	0b0	0b1	0b0	0b0	0b0	0b1	0b0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read
BIT	7	6	5	4	3	2	1	0
BIT Field	7 SHDN	6 COMMSH	<b>5</b>	<b>4</b> ETHRM	3 FTHRM	<b>2</b> Aen	<b>1</b> Bei	<b>0</b> Ber
	7 SHDN 0b0	-	•	<u> </u>	-	_	1 Bei 0b0	-

BITFIELD	BITS	DESCRIPTION	DECODE
TSel	15	Temperature Sensor Select	Temperature Sensor Select. Set to 0 to use internal die temperature. Set to 1 to use temperature information from thermistor. ETHRM bit must be set to 1 when TSel is 1.

# Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

BITFIELD	BITS	DESCRIPTION	DECODE
SS	14	SOC ALRT Sticky	SOC ALRT Sticky. When SS = 1, SOC alerts can only be cleared through software. When SS = 0, SOC alerts are cleared automatically when the threshold is no longer exceeded.
TS	13	Temperature ALRT Sticky	When TS = 1, temperature alerts can only be cleared through software. When TS = 0, temperature alerts are cleared automatically when the threshold is no longer exceeded.
VS	12	Voltage ALRT Sticky	When VS = 1, voltage alerts can only be cleared through software. When VS = 0, voltage alerts are cleared automatically when the threshold is no longer exceeded. VS is set to 0 at power-up.
IS	11	Current ALRT Sticky	When IS = 1, current alerts can only be cleared through software. When IS = 0, current alerts are cleared automatically when the threshold is no longer exceeded.
THSH	10	TH Pin Shutdown	Set to 1 to enable fuel gauge shutdown when the battery is removed. The fuel gauge of the IC enters shutdown if the AIN pin remains high (AIN reading > VTHRM - VDETR) for longer than the timeout of the SHDNTIMER register. This also configures the fuel gauge to wake up when AIN is pulled low on cell insertion. AINSH is set to 0 at power-up. Note that if I2CSH and AINSH are both set to 0, the fuel gauge wakes up an edge of any of the SDA, SCL, or INTB pins.
Ten	9	Enable Temperature Channel	Set to 1 and set ETHRM or FTHRM to 1 to enable temperature measurements.
Tex	8	Temperature External	When set to 1, the fuel gauge requires external temperature measurements to be written from the host. When set to 0, the IC's own measurements are used instead.
SHDN	7	Shutdown	Write this bit to logic 1 to force a shutdown of the fuel gauge after timeout of the SHDNTIMER register (default 45s delay). SHDN is reset to 0 at power-up and upon exiting shutdown mode. In order to command fuel gauge shutdown within 45 seconds, first write HibCFG = 0x0000 to enter active mode.
COMMSH	6	Communication Shutdown	Set to logic 1 to force the fuel gauge to enter shutdown mode if both SDA and SCL are held low for more than timeout of the ShdnTimer register. This also configures the fuel gauge to wake up on a rising edge of any communication. Note that if COMMSH and THSH are both set to 0, the device wakes up on any edge of SDA. Refer to the <u>User Guide</u> for details.
0	5	Bit must be written 0.	Do not write 1.
ETHRM	4	Enable Thermistor	Enable Thermistor. Set to logic 1 to enable the TH pin measurement.

## Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

BITFIELD	BITS	DESCRIPTION	DECODE
FTHRM	3	Force Thermistor Bias Switch	Force Thermistor Bias Switch. This allows the host to control the bias of the thermistor switch or enable fast detection of battery removal. Set FTHRM = 1 to always enable the thermistor bias switch. With a standard $10k\Omega$ thermistor, this adds an additional ~200µA to the current drain of the circuit.
Aen	2	Enable alert on fuel-gauge outputs.	Enable Alert on Fuel-Gauge Outputs. When Aen = 1, any violation of the alert threshold register values by temperature, voltage, current, or SOC triggers an alert. This bit affects the ALRT pin operation only. The Smx, Smn, Tmx, Tmn, Vmx, Vmn, Imx, and Imn bits of the Status register (0x000) are not disabled.
Bei	1	Enable alert on battery insertion.	When Bei = 1, a battery-insertion condition, as detected by the TH pin voltage, triggers an alert.
Ber	0	Enable alert on battery removal.	When Ber = 1, a battery-removal condition, as detected by the TH pin voltage, triggers an alert.

### IChqTerm (0x1E)

The IChqTerm register allows the fuel gauge to detect when charge termination has occurred.

BIT	15	14	13	12	11	10	9	8
Field				ICHGTe	rm[15:8]	•		
Reset				0x0	640			
Access Type				Write,	Read			
BIT	7	6	5	4	3	2	1	0
Field				ICHGTe	erm[7:0]	•	,	
Reset				0x0	640			
Access Type				Write,	Read			

BITFIELD	BITS	DESCRIPTION	DECODE
ICHGTerm	15:0	Program IChgTerm to the exact charge termination current used in the application.	Register type: current

### DevName (0x21)

The DevName register holds revision information. This allows host software to easily identify the type of IC being communicated to.

#### LearnCfg (0x28)

The LearnCFG register controls all functions relating to adaptation during operation. The LearnCFG register default values should not be changed unless specifically required by the application.

BIT	15	14	13	12	11	10	9	8
Field	0	1	0	0	0	1	0	0
Reset	0b0	0b1	0b0	0b0	0x0	0b001	0x0	0b0
Access Type	Write, Read							
BIT	7	6	5	4	3	2	1	0
Field	1		LS[2:0]		0	1	1	0
Reset	0b1		0b000			0b1	0b1	0b0
Access		Write, Read						

BITFIELD	BITS	DESCRIPTION	DECODE
0	15	Bit must be written 0.	Do not write 1.
1	14	Bit must be written 1.	Do not write 0.
0	13	Bit must be written 0.	Do not write 1.
0	12	Bit must be written 0.	Do not write 1.
0	11	Bit must be written 0.	Do not write 1.
1	10	Bit must be written 1.	Do not write 0.
0	9	Bit must be written 0.	Do not write 1.
0	8	Bit must be written 0.	Do not write 1.
1	7	Bit must be written 1.	Do not write 0.
LS	6:4	Learn Stage. The Learn Stage value controls the influence of the voltage fuel gauge on the mixing algorithm.	Learn Stage defaults 0x0, making the voltage fuel gauge dominate. Learn Stage then advances to 0x7 over the course of two full cell cycles to make the coulomb counter dominate. Host software can write the Learn Stage value to 0x7 to advance to the final stage at any time. Values between 0x1 and 0x6 are ignored.
0	3	Bit must be written 0.	Do not write 1.
1	2	Bit must be written 1.	Do not write 0.
1	1	Bit must be written 1.	Do not write 0.
0	0	Bit must be written 0.	Do not write 1.

### FilterCfg (0x29)

The FilterCfg register sets the average time period for all A/D readings, for mixing OCV results and coulomb-count results. It is recommended that these values are not changed unless absolutely required by the application.

Courto. It is i	CCOITITICITACA	triat tricsc var	33 absolutory	required by ti	ic application				
BIT	15	14	13	12	11	10	9	8	
Field	1	1	_	_	_		MIX[3:1]		
Reset		0b11	_	_	_		0xD		
Access Type	Write, Read	Write, Read	-	-	-		Write, Read		
BIT	7	6	5	4	3	2	1	0	
Field	MIX[0]		VOLT[2:0]		NCURR[3:0]				
Reset	0xD		0b010			0x4			
Access	Write, Read		0b010 Write, Read			\\/rito	, Read		

# Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

BITFIELD	BITS	DESCRIPTION	DECODE
1	15	Bit must be written 1.	Do not write 0.
1	14	Bit must be written 1.	Do not write 0.
MIX	10:7	Sets the time constant for the mixing algorithm. The default POR value of 0xD gives a time constant of 12.8 hours.	The equation setting the period is: Mixing Period = 45s x 2 <sup>(MIX-3)</sup>
VOLT	6:4	Sets the time constant for the AvgVCell register. The default POR value of 0x4 gives a time constant of 45s.	The equation setting the period is: AvgVCell time constant = 45s x 2 <sup>(VOLT-2)</sup>
NCURR	3:0	Sets the time constant for the AverageCurrent register. The default POR value of 4h gives a time constant of 11.25 seconds.	The equation setting the period is: AverageCurrent time constant = 175.8ms × 2^(2+NCURR)

### VEmpty (0x3A)

The VEmpty register sets the thresholds related to empty detection during operation.

BIT	15	14	13	12	11	10	9	8
Field		VE[8:1]						
Reset				0b1010	001010			
Access Type				Write,	Read			
BIT	7	6	5	4	3	2	1	0
Field	VE[0]				VR[6:0]			
Reset	0b1010010 10		0b1100001					
			0b1100001  Write, Read					

BITFIELD	BITS	DESCRIPTION	DECODE
VE	15:7	Empty voltage target during load. The fuel gauge provides capacity and percentage relative to the empty voltage target, eventually declaring 0% at VE.	A 10mV resolution gives a 0V to 5.11V range. This value defaults to 3.3V after reset.
VR	6:0	Recovery Voltage. Sets the voltage level for clearing empty detection. Once the cell voltage rises above this point, empty voltage detection is reenabled.	A 40mV resolution gives a 0V to 5.08V range. This value defaults to 3.88V, which is recommended for most applications.

### AvgPower (0xB3)

BIT	15	14	13	12	11	10	9	8
Field		AvgPower[15:8]						
Reset		0x0000						
Access Type		Write, Read						

BIT	7	6	5	4	3	2	1	0
Field	AvgPower[7:0]							
Reset		0x0000						
Access Type		Write, Read						
		1						

BITFIELD	BITS	DESCRIPTION	DECODE		
AvgPower	15:0	Filtered average power from the Power register	LSB is 0.171mW.		

### IAIrtTh (0xB4)

The IAIrtTh register sets upper and lower limits that generate an alert if exceeded by the Current register value. Interrupt threshold limits are selectable with 8.567mA resolution over the full operating range of the Current register.

BIT	15	14	13	12	11	10	9	8	
Field		IMAX[7:0]							
Reset				0x	7F				
Access Type				Write,	Read				
BIT	7	6	5	4	3	2	1	0	
Field				IMIN	[7:0]				
Reset		0x80							
Access Type				Write,	Read				

BITFIELD	BITS	DESCRIPTION	DECODE
IMAX	15:8	The upper 8 bits set the maximum value.	Register type: special An alert is generated if the current register reading exceeds this value.
IMIN	7:0	The lower 8 bits set the minimum value.	An alert is generated if the current register reading falls below this value.

### Config2 (0xBB)

The Config registers (Config and Config2) hold all shutdown enable, alert enable, and temperature enable control bits of the fuel gauge. Writing a bit location enables the corresponding function within one task period. Please note that the shutdown mode of the other components of the IC is controlled by the on/off controller.

JIIGGOWII IIIC	induowit mode of the other components of the ic is controlled by the official controller.								
BIT	15	14	13	12	11	10	9	8	
Field	0	0	AtRateEN	DPEN	POWR[3:0]				
Reset			0b1	0b1	0b0100				
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read				
BIT	7	6	5	4	3	2	1	0	
BIT Field	7 dSOCen	6 TAIrtEn	5 LDMdl	4 -		<b>2</b> [g[1:0]	1 CPMode	0 –	
	7 dSOCen 0b0	_	•	<b>4</b>	DRCf	_	1 CPMode	0 - -	

BITFIELD	BITS	DESCRIPTION	DECODE
0	15	Bit must be written 0.	Do not write 1.

# Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

BITFIELD	BITS	DESCRIPTION	DECODE
0	14	Bit must be written 0.	Do not write 1.
AtRateEN	13	AtRate Enable	When this bit is set to 0, AtRate calculations are disabled and registers AtQResidual/AtTTE/AtAvSOC/AtAvCap can be used as general purpose memory.
DPEN	12	Dynamic Power Enable	When this bit is set to 0, Dynamic Power calculations are disabled and registers MaxPeakPower/SusPeakPower/MPPCurrent/SPPCurrent can be used as general purpose memory.
POWR	11:8	Sets the time constant for the AvgPower register.	The default POR value of 0100b gives a time constant of 11.25s. The equation setting the period is:  AvgPower time constant = 45s x 2 <sup>(POWR-6)</sup>
dSOCen	7	SOC Change Alert Enable	Set this bit to 1 to enable alert output with the Status.dSOCi bit function. Write this bit to 0 to disable alert output with the Status.dSOCi bit. This bit is set to 0 at power-up.
TAIrtEn	6	Temperature Alert Enable	Set this bit to 1 to enable temperature based alerts. Write this bit to 0 to disable temperature alerts. This bit is set to 1 at power-up.
LDMdl	5	Load New Model	Host sets this bit to 1 in order to initiate firmware to finish processing a newly loaded model. Firmware clears this bit to zero to indicate that model loading is finished.
DRCfg	3:2	Deep Relax Time Configuration	00 for 0.8 to 1.6 hours, 01 for 1.6 to 3.2 hours, 10 for 3.2 to 6.4 hours, and 11 for 6.4 to 12.8 hours.
CPMode	1	Constant-Power Mode	Set to 1 to enable constant-power mode. If it is set to 0, AtRate/AvgCurrent is used for (At)TTE/(At)QResidual/(At)AvSOC/(At)AvCap. If it is set to 1, AtRate/AvgCurrent x AvgVCell / (AvgVCell + VEmpty) / 2 is used for those calculations.

## **Temp (0x8)**

The Temp register provides the temperature measured by the thermistor or die temperature.

BIT	15	14	13	12	11	10	9	8	
Field		TEMP[15:8]							
Reset		0x1600							
Access Type				Write,	Read				
BIT	7	6	5	4	3	2	1	0	
Field				TEMI	P[7:0]			•	
Reset		0x1600							
Access Type				Write,	Read				

BITFIELD	BITS	DESCRIPTION	DECODE
TEMP	15:0	This is the most recent trimmed temperature measurement. Temperature is measured every 1.4 seconds.	Register type: temperature When using AIN for temperature (Tex = 0), configure TGain and TOff to adjust the AIN measurement to provide units degrees in the high- byte of Temp. When TGain and TOff are configured properly for the selected thermistor, the LSB is 0.0039°C and the upper Byte has units 1°C. Temp is a signed register. To configure the BT07 to receive temperature information from the I <sup>2</sup> C, set Tex = 1 and periodically write the Temp register with the appropriate temperature.

#### Vcell (0x9)

VCell reports the voltage measured between BATT and CSP.

BIT	15	14	13	12	11	10	9	8	
Field		VCELL[15:8]							
Reset				0xB	400				
Access Type				Write,	Read				
BIT	7	6	5	4	3	2	1	0	
Field				VCEL	L[7:0]			•	
Reset		0xB400							
Access		0xB400 Write, Read							

BITFIELD	BITS	DESCRIPTION	DECODE
VCELL	15:0	This is the most recent trimmed cell voltage result. It represents an FIR average of raw results. The VOLT_Raw is sampled every 175.8ms and gain and offset trim are applied to calculate VCELL.	Register type: voltage

### Current (0xA)

The MAX77658 uses internal current sensing to monitor the current through the SYS FG pin. The measurement value is stored in two's-complement format. Measurement that exceeds maximum and minimum current range is stored as maximum and minimum value. The Current register has a LSB value of 33.487µA, a register scale of 1.097A, and an allowable measurement range as described in the *Absolute Maximum Ratings*.

BIT	15	14	13	12	11	10	9	8		
Field		Current[15:8]								
Reset		0x0000								
Access Type				Write,	Read					
BIT	7	6	5	4	3	2	1	0		
Field			•	Curre	nt[7:0]	•				
Reset		0x0000								
Access Type				Write,	Read					

BITFIELD	BITS	DESCRIPTION	DECODE
Current	15:0		Register type: current

### **AvgCurrent (0x0B)**

The AvgCurrent register reports an average of Current register readings.

BIT	15	14	13	12	11	10	9	8	
Field		AvgCurrent[15:8]							
Reset				0x0	000				
Access Type				Write,	Read				
BIT	7	6	5	4	3	2	1	0	
Field				AvgCur	rent[7:0]				
Reset		0x0000							
Access		0x0000 Write, Read							

BITFIELD	BITS	DESCRIPTION	DECODE
AvgCurrent	15:0	This is the 0.7s to 6.4hr (configurable) IIR average of the current. This register represents the upper 16 bits of the 32-bit shift register that filters current. The average should be set equal to Current upon startup.	Register type: current

#### **AvgTA (0x16)**

The AvgTA register reports an average of the readings from the Temp register.

BIT	15	14	13	12	11	10	9	8
Field		AvgTA[15:8]						
Reset	0x1600							
Access Type	Write, Read							
BIT	7	6	5	4	3	2	1	0
Field			•	AvgT	A[7:0]	•	•	
Reset	0x1600							
Access Type	Write, Read							

BITFIELD	BITS	DESCRIPTION	DECODE
AvgTA	15:0	This is the 6min to 12hr (configurable) IIR average of the Temperature. The average is set equal to Temp upon startup.	Register type: temperature

### AvgVCell (0x19)

The AvgVCell register reports an average of the VCell register readings.

BIT	15	14	13	12	11	10	9	8	
Field		AvgVCELL[15:8]							
Reset		0xB400							
Access Type		Write, Read							
BIT	7	6	5	4	3	2	1	0	
Field		AvgVCELL[7:0]							
Reset				0xB	400				
Access Type		Write, Read							
BITFIELD	BITS		DESCRIPTION			1	DECODE		
AvgVCELL	15:0	IIR average	This reports the 12s to 24min (configurable) IR average of VCELL. The average is set equal to VCELL at startup.			ter type: voltage	1		

#### MaxMinTemp (0x1A)

The MaxMinTemp register maintains the maximum and minimum Temp register values since the last fuel gauge reset or until cleared by host software. At power-up, the maximum value is set to 0x80 (most negative) and the minimum value is set to 0x7F (most positive). Therefore, both values are changed to the Temp register reading after the first update. Host software can rest this register by writing it to its power-up value of 0x807F. The maximum and minimum temperatures are each stored as two's complement 8-bit values with 1°C resolution.

BIT	15	14	13	12	11	10	9	8
Field		MaxTemperature[7:0]						
Reset		0x80						
Access Type	Write, Read							
BIT	7	7 6 5 4 3 2 1 0						
Field				MinTempe	rature[7:0]			
Reset	0x7F							
Access Type		Write, Read						

BITFIELD	BITS	DESCRIPTION	DECODE		
MaxTempera ture	Pempera 15:8 Records the maximum Temperature.		Register type: special Two's complement 8-bit value with 1°C resolution.		
MinTemperat ure	7:0	Records the minimum Temperature.	Register type: special Two's complement 8-bit value with 1°C resolution.		

#### MaxMinVolt (0x1B)

The MAXMINVolt register maintains the maximum and minimum of VCell register values since fuel gauge reset. At power-up, the maximum vaoltage is set to 00h (the minimum) and the minimum voltage value is set to FFh (the maximum). Therefore, both values are changed to the voltage register reading after the first update. Host software can reset this register by writing it to its power-up value of 0x00FF. The maximum and minimum voltages are each stored as 8-bit values with a 20mV resolution.

BIT	15	14	13	12	11	10	9	8
Field		MaxVoltage[7:0]						
Reset		0x00						
Access Type	Write, Read							
BIT	7 6 5 4 3 2 1 0					0		
Field				MinVolt	age[7:0]	•		
Reset	0xFF							
Access Type	Write, Read							

BITFIELD	BITS	DESCRIPTION	DECODE		
MaxVoltage	15:8	Records the VCELL maximum voltage.	Register type: special The maximum and minimum voltages are each stored as 8-bit values with a 20mV resolution.		
MinVoltage	7:0	Records the VCELL minimum voltage.	Register type: special The maximum and minimum voltages are each stored as 8-bit values with a 20mV resolution.		

#### MaxMinCurr (0x1C)

The MaxMinCurr register maintains the maximum and minimum Current register values since the last fuel gauge reset or until cleared by host software. At power-up, the maximum current value is set to 80h (most negative) and the minimum current value is set to 7Fh (most positive). Therefore, both values are changed to the Current register reading after the first update. Host software can reset this register by writing it to its power-up value of 0x807F. The maximum and minimum currents are each stored as two's complement 8-bit values with 8.567mA resolution.

BIT	15	14	13	12	11	10	9	8
Field		MaxCurrent[7:0]						
Reset	0x80							
Access Type	Write, Read							
BIT	7 6 5 4 3 2 1 0						0	
Field				MinCurr	ent[7:0]		•	•
Reset	0x7F							
Access Type	Write, Read							

BITFIELD	BITS	DESCRIPTION	DECODE		
MaxCurrent	15:8	Records the maximum current reading.	Register type: special Two's complement 8-bit values with 8.57mA resolution.		
MinCurrent	7:0	Records the minimum current reading.	Register type: special Two's complement 8-bit values with 8.57mA resolution.		

#### AIN0 (0x27)

The external temperature measurement on the TH pin is compared to the BATT pin voltage.

# Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

BIT	15	14	13	12	11	10	9	8
Field		AIN0[15:8]						
Reset		0x88D0						
Access Type		Write, Read						
BIT	7	6	5	4	3	2	1	0
Field			•	AINO	[7:0]			
Reset		0x88D0						
Access Type	Write, Read							
	-	_						

BITFIELD	BITS	DESCRIPTION	DECODE
AIN0	15:0	The TGain, TOff, and Curve register values are then applied to this ratio-metric reading to convert the result to temperature.	Register type: special The MAX77658 stores the result as a ratio-metric value from 0% to 100% in the AIN register with an LSB of 0.0122%.

## Timer (0x3E)

TimerH and Timer provide a long-duration time count since last POR.

BIT	15	14	13	12	11	10	9	8		
Field	TIMER[15:8]									
Reset				0x0	000					
Access Type	Write, Read									
BIT	7	6	5	4	3	2	1	0		
Field				TIME	R[7:0]			•		
Reset				0x0	000					
Access	0x0000 Write, Read									

BITFIELD	BITS	DESCRIPTION	DECODE		
TIMER	15:0	Timer increments once every task period. With default TaskPeriod, timer has units 0.1758 seconds. The timer manages the following tasks: 1) Thermistor measurements occur once every 8 tasks. 2) Debouncing repeats for 8 TIMER ticks. 3) dV is measured based on dTthr TIMER ticks.	Register type: special The Timer register LSb is 175.8ms, giving a full- scale range of 0 to 3.2 hours.		

### TimerH (0xBE)

TimerH and Timer provide a long-duration time count since last POR.

BIT	15	15         14         13         12         11         10         9         8								
Field	TIMERH[15:8]									
Reset	0x0000									
Access Type		Write, Read								

# Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

BIT	7	6	5	4	3	2	1	0			
Field		TIMERH[7:0]									
Reset	0x0000										
Access Type				Write,	Read						

BITFIELD	BITS	DESCRIPTION	DECODE
TIMERH	15:0	TIMERH is a 16-bit high-word extension to the TIMER register. This extension allows time counting up to 24 years. This register can be enabled in the save and restore registers.	Register type: special A 3.2 hour LSb gives a full-scale range for the register of up to 23.94 years.

### RepCap (0x05)

RepCap is the reported remaining capacity in mAh.

BIT	15	14	13	12	11	10	9	8		
Field	RepCap[15:8]									
Reset				0x0	5DC					
Access Type	Write, Read									
BIT	7	6	5	4	3	2	1	0		
Field				RepCa	ap[7:0]					
Reset				0x0	5DC					
Access Type				Write,	Read					

BITFIELD	BITS	DESCRIPTION	DECODE
RepCap	15:0	RepCap or reported capacity is a filtered version of the AvCap register that prevents large jumps in the reported value caused by changes in the application such as abrupt changes in tempreature or load current.	Register type: capacity

### RepSOC (0x06)

RepSOC is the reported state-of-charge percentage output for use by the application GUI

BIT	15	14	13	12	11	10	9	8		
Field	RepSOC[15:8]									
Reset				0x3	200					
Access Type	Write, Read									
BIT	7	7 6 5 4 3 2 1 0								
Field				RepSC	DC[7:0]					
Reset	0x3200									
Access	Write, Read									

BITFIELD	BITS	DESCRIPTION	DECODE		
RepSOC	15:0	RepSOC is the complete calculation for state- of-charge. This includes all processing, including: ModelGauge Mixing, Empty Compensation	Register type: percentage		

#### AvSOC (0xE)

The AvSOC registers hold the calculated available percentage of the battery based on all inputs from the ModelGauge m5 algorithm, including empty compensation. This register provides unfiltered results. Jumps in the reported values can be caused by abrupt changes in load current or temperature. Refer to the <u>ModelGauge m5 EZ User Guide</u> for details.

BIT	15	14	13	12	11	10	9	8			
Field		AvSOC[15:8]									
Reset				0x3	200						
Access Type		Write, Read									
BIT	7	6	5	4	3	2	1	0			
Field			•	AvSO	C[7:0]	•					
Reset				0x3	200						
Access Type				Write,	Read						

BITFIELD	BITS	DESCRIPTION	DECODE		
AvSOC	15:0	This register provides unfiltered results. Jumps in the reported values can be caused by abrupt changes in load current or temperature. Refer to the <u>ModelGauge m5</u> <u>EZ User Guide</u> for more details. This includes all processing, including: ModelGauge mixing and empty compensation.	Register type: percentage		

### FullCapRep (0x10)

This register reports the full capacity that goes with RepCap, generally used for reporting to the GUI.

BIT	15	14	13	12	11	10	9	8			
Field	FullCapRep[15:8]										
Reset		0x0BB8									
Access Type	Write, Read										
BIT	7	7 6 5 4 3 2 1 0									
Field		•	•	FullCap	Rep[7:0]	•	•	•			
Reset				0x0	BB8						
Access Type		Write, Read									

BITFIELD	BITS	DESCRIPTION	DECODE
FullCapRep	15:0	Most applications should only monitor FullCapRep, instead of FullCap or FullCapNom. A new full-capacity value is calculated at the end of every charge cycle in the application.	Register type: capacity

### TTE (0x11)

The TTE register holds the estimated time-to-empty for the application under present temperature and load conditions.

BIT	15	15 14 13 12 11 10 9 8						
Field		TTE[15:8]						
Reset								
Access Type		Write, Read						
BIT	7	6	5	4	3	2	1	0
Field		•		TTE	[7:0]	•	•	
Reset								
Access Type				Write,	Read			

BITFIELD	BITS	DESCRIPTION	DECODE
TTE	15:0	The TTE value is determined by relating AvCap with AvgCurrent. The corresponding AvgCurrent filtering gives a delay in TTE but provides more stable results.	Register type: time

### **RCell (0x14)**

BIT	15	15         14         13         12         11         10         9         8						
Field				RCell	[15:8]			
Reset				0x0	290			
Access Type		Write, Read						
BIT	7	6	5	4	3	2	1	0
Field			1	RCe	I[7:0]			
Reset				0x0	290			
Access Type				Write,	Read			

BITFIELD	BITS	DESCRIPTION	DECODE
RCell	15:0	This register provides the calculated internal resistance of the cell. RCell is determined by comparing open-circuit voltage (VFOCV) against measured voltage (VCell) over a long time period while under load or charge current.	Register type: resistance

### Cycles (0x17)

BIT	15	14	13	12	11	10	9	8
Field		Cycles[15:8]						
Reset		0x0000						
Access Type	Write, Read							

## Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

BIT	7	6	5	4	3	2	1	0
Field		Cycles[7:0]						
Reset		0x0000						
Access Type		Write, Read						

BITFIELD	BITS	DESCRIPTION	DECODE
Cycles	15:0	Odometer style accumulation of battery cycles.	Register type: special The LSB indicates 1% of a battery cycle (1% charge + 1% discharge). One cycle (Cycles = 100%) indicates 100% charge and discharge.

### AvCap (0x1F)

The AvCAP registers hold the calculated available capacity of the battery based on all inputs from the ModelGauge m5 algorithm, including empty compensation. This register provides unfiltered results. Jumps in the reported values can be caused by abrupt changes in load current or temperature. Refer to the <u>ModelGauge m5 EZ User Guide</u> for details.

BIT	15	15         14         13         12         11         10         9         8						
Field		AvCap[15:8]						
Reset				0x0	5DC			
Access Type		Write, Read						
BIT	7	6	5	4	3	2	1	0
Field		•	•	AvCa	p[7:0]			
Reset		0x05DC						
Access Type				Write,	Read			

BITFIELD	BITS	DESCRIPTION	DECODE
AvCap	15:0	This is the remaining capacity with coulomb- counter + Voltage-Fuel-Gauge mixing, after accounting for capacity that is unavailable due to the discharge rate.	Register type: capacity

#### TTF (0x20)

The TTF register holds the estimated time-to-full for the application under present conditions.


BIT	15   14   13   12   11   10   9   8								
Field		TTF[15:8]							
Reset									
Access Type		Write, Read							
BIT	7	6	5	4	3	2	1	0	
Field				TTF	[7:0]	•		•	
Reset									
Access Type		Write, Read							

# Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

BITFIELD	BITS	DESCRIPTION	DECODE
TTF	15:0	The TTF value is determined by learning the constant current and constant voltage portions of the charge cycle based on experience of prior charge cycles. Time-to-full is then estimated by comparing the present charge current to the charge termination current. Operation of the TTF register assumes all charge profiles are consistent in the application. The TTF register is only valid when the current register is positive.	Register type: time

## **Typical Application Circuits**

### **Typical Application Circuit**



# Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

## **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE	OPTIONS
MAX77658ANX+*	-40°C to +125°C	36 WLP	_
MAX77658AANX+T	-40°C to +125°C	36 WLP	Table 2
MAX77658BANX+T	-40°C to +125°C	36 WLP	Table 2
MAX77658LANX+T	-40°C to +125°C	36 WLP	Table 2
MAX77658SANX+T	-40°C to +125°C	36 WLP	Table 2

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

<sup>\*</sup>Custom samples only. Not for production or stock. Contact factory for more information.

# Ultra-Low Power PMIC Featuring Single-Inductor, 3-Output Buck-Boost, 2-LDOs, Power-Path Charger, and Fuel Gauge for Small Li+

## **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	10/21	Initial release	_
1	8/22	Updated Benefits and Features, Electrical Characteristics, Typical Operating Characteristics, Table 2, Table 3, On/Off Controller section, Table 6, Current Measurement section, Register Details, added SIMO Fault Indicator section, and LDO Fault Indicator section	1, 12, 20, 22, 25–32, 37, 38, 45–48, 70, 80, 88, 97, 101–118, 122, 126, 131–133, 136, 140, 141
2	9/22	Updated On/Off Controller section, Internal Wake-Up Flags section, Table 18, Power Register (0xB1), AvgPower Register (0xB3), and Register Details	46, 48, 85, 89, 141
3	10/23	Updated Table 2 and Ordering Information	35, 36, 118
4	4/25	Updated Table 2	37, 38

