

## Dual-Phase 60A, 16V, Scalable Step-Down Regulator with PMBus and AVSBus

**MAX20860A**

### General Description

The MAX20860A is a fully integrated, highly efficient, dual-phase step-down DC-DC switching regulator with PMBus and AVSBus interfaces. The device operates from 5V to 16V input supplies, and the output can be adjusted from 0.4V to 5.8V, delivering up to 60A of load current. The MAX20860A can work with up to two external power stages delivering up to 120A load current. When the device is configured to dual-phase operation, the minimum input voltage range can be configured to 2.7V using PMBus.

The switching frequency of the device can be configured from 308kHz to 2MHz, to provide the capability of optimizing the design in terms of size and performance.

The MAX20860A utilizes fixed frequency, current-mode control with internal compensation. The IC features selectable advanced modulation scheme (AMS) to provide improved performance during fast load transients. Operation settings and configurable features can be selected by connecting a pin-strap resistor from PGM\_ pin to ground or using PMBus commands.

The MAX20860A has internal 1.8V LDO outputs to power the gate drivers ( $V_{CC1}$  and  $V_{CC2}$ ) and internal circuitry (AVDD and DVDD). The device also has an optional LDO input pin (LDOIN), allowing connection from a 2.5V to 5.5V bias input supply for optimized efficiency.

The IC has multiple protections including positive and negative overcurrent protection, output overvoltage protection, and overtemperature protection to ensure robust design.

The device is available in 4.25mm x 10mm FC2QFN package. It supports  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  junction temperature operation.

### Applications

- Data Center Power
- Communications Equipment
- Networking Equipment
- Servers and Storage
- Point-of-Load Voltage Regulators

**Ordering Information appears at end of data sheet.**


### Benefits and Features

- High Power Density with Low Component Count
  - Dual-Phase Operation
  - Compact 4.25mm x 10mm, 36-Pin, FC2QFN Package
  - Internal Compensation
  - Single-Supply Operation with Integrated LDO for Bias Generation
- Wide Operating Range
  - Scalable to up to Four-Phase Operation with External Power Stages
  - 5V to 16V Input Voltage Range
  - 0.4V to 5.8V Output Voltage Range
  - 308kHz to 2MHz Configurable Switching Frequency
  - $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  Junction Temperature Range
- Optimized Performance and Efficiency
  - 93% Peak Efficiency with  $V_{DDH} = 12\text{V}$  and  $V_{OUT} = 1.2\text{V}$
  - High Efficiency with Optional External Bias Input Supply
  - AMS to Improve Load-Transient Response
  - Differential Remote Sense
- PMBus and AVSBus Interfaces
  - Adaptive Voltage Scaling of 0.4V to 0.8V Reference Range
  - PMBus Telemetry of Output Current, Output Voltage, Input Voltage, and Junction Temperature

DESCRIPTION	CURRENT RATING* (A)	INPUT VOLTAGE (V)	OUTPUT VOLTAGE (V)
Electrical Rating	60	5 to 16	0.4 to 5.8
Thermal Rating $T_A = +55^{\circ}\text{C}$ , 200LFM air flow	50	12	1.8
Thermal Rating $T_A = +85^{\circ}\text{C}$ , no air flow	50	12	0.8

\*Maximum  $T_J = +125^{\circ}\text{C}$ . For specific operating conditions, see the Safe Operating Area (SOA) curves in the [Typical Operating Characteristics](#) section.

## Simplified Application Circuit



## Absolute Maximum Ratings

V <sub>DDH</sub> _ to PGND_ (Note 1).....	-0.3V to +19V	LDOIN to AGND .....	-0.3V to +6V
LX_ to PGND_ (DC).....	-0.3V to +19V	EN, PGOOD, SCL, SDA, ALERTB to AGND .....	-0.3V to +4V
LX_ to PGND_ (AC) (Note 2).....	-10V to +23V	SYNC_IN to DGND.....	-0.3V to +2.5V
(Note 3) .....	-10V to +25V	SYNC_OUT to DGND.....	-0.3V to DVDD+0.3V
V <sub>DDH</sub> _ to LX_ (DC) (Note 1).....	-0.3V to +19V	SNSP to AGND.....	-0.3V to AVDD+0.3V
V <sub>DDH</sub> _ to LX_ (AC) (Note 2).....	-10V to +23V	SNSN to AGND .....	-0.3V to +0.3V
(Note 3) .....	-10V to +25V	PGM_ to AGND .....	-0.3V to AVDD+0.3V
BST_ to PGND_ (DC) .....	-0.3V to +21.5V	TS_FAULTB, PWM_, CS_ to AGND .....	-0.3V to AVDD+0.3V
BST_ to PGND_ (AC) (Note 2) .....	-7V to +25.5V	AVS_V <sub>DDIO</sub> to AVS_DGND .....	-0.3V to +2.5V
(Note 3) .....	-7V to +27.5V	AVS_CLK, AVS_SDI, AVS_SDO to AVS_DGND .....	-0.3V to AVS_V <sub>DDIO</sub> +0.3V
BST_ to LX_.....	-0.3V to +2.5V	Peak LX_ Current .....	-45A to +65A
PGND_, DGND, AVS_DGND to AGND.....	-0.3V to +0.3V	Junction Temperature (T <sub>J</sub> ) .....	+150°C
V <sub>CC</sub> _ to PGND_.....	-0.3V to +2.5V	Storage Temperature Range.....	-65°C to +150°C
AVDD to AGND .....	-0.3V to +2.5V	Peak Reflow Temperature Lead-Free .....	+260°C
DVDD to DGND .....	-0.3V to +2.5V		

**Note 1:** Input HF capacitors placed not more than 40 mils away from the V<sub>DDH</sub> pin required to keep inductive voltage spikes within Absolute Maximum limits.

**Note 2:** AC is limited to 25ns per cycle.

**Note 3:** AC is limited to 2ns per cycle.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Package Information

### 36 FC2QFN

Package Code	<b>F364A10F+1</b>
Outline Number	<a href="#">21-100573</a>
Land Pattern Number	<a href="#">90-100208</a>
<b>Thermal Resistance</b>	
Junction to Ambient (θ <sub>JA</sub> )	28.7°C/W
Junction to Case (θ <sub>JC</sub> )	0.14°C/W
Junction to Ambient (θ <sub>JA</sub> ) on MAX20860CL2EVKIT# (no heat sink, no airflow)	8.5°C/W

For the latest package outline information and land patterns (footprints), go to [www.analog.com/en/resources/packaging-quality-symbols-footprints/package-index.html](http://www.analog.com/en/resources/packaging-quality-symbols-footprints/package-index.html). Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, Refer to [www.analog.com/en/resources/technical-articles/thermal-characterization-of-ic-packages.html](http://www.analog.com/en/resources/technical-articles/thermal-characterization-of-ic-packages.html).

## Electrical Characteristics

(See [Typical Application Circuits](#).  $V_{DDH1} = V_{DDH2} = 12V$ ,  $V_{LDOIN} = 3.3V$ ,  $T_A = T_J = -40^{\circ}C$  to  $+125^{\circ}C$ , unless otherwise noted. Specifications are production tested at  $T_A = +32^{\circ}C$ ; limits within the operating temperature range are guaranteed by design and characterization.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>INPUT SUPPLY</b>						
Input Voltage Range	$V_{DDH}$		5		16	V
		Dual-phase operation ( <a href="#">Note 4</a> )	2.7		16	
		For PMBus command USER_STORE_ALL	10.8		16	
Input Supply Current	$I_{VDDH}$	$V_{LDOIN} = 3.3V$ , EN = AGND		0.13		mA
		$V_{LDOIN} = AGND$ , EN = AGND		15.2		
Linear Regulator Input Voltage	$V_{LDOIN}$		2.5		5.5	V
Linear Regulator Input Current	$I_{LDOIN}$	EN = AGND		15		mA
Internal LDO Regulated Output	$V_{CC}$		1.71		1.95	V
Linear Regulator Current Limit		$V_{LDOIN} = AGND$	200			mA
		$V_{LDOIN} = 3.3V$	250			
		$V_{CC} < 1.6V$		40		
$V_{CC}$ Undervoltage Lockout	$V_{CC}$	Rising	1.63	1.67	1.70	V
$V_{CC}$ Undervoltage Lockout Hysteresis				55		mV
AVDD Undervoltage Lockout	AVDD	Rising	1.65	1.67	1.70	V
AVDD Undervoltage Lockout Hysteresis				55		mV
DVDD Undervoltage Lockout	DVDD	Rising	1.65	1.67	1.70	V
DVDD Undervoltage Lockout Hysteresis				55		mV
$V_{DDH}$ Undervoltage Lockout	$V_{DDH}$		4.55	4.75	4.90	V
		Dual-phase operation ( <a href="#">Note 4</a> )	2.4	2.5	2.6	
		For PMBus command USER_STORE_ALL	10.0	10.6	10.8	
$V_{DDH}$ Undervoltage Lockout Hysteresis		Operating without external power stage; rising		100		mV
		Operating with external power stage; rising		300		
		For PMBus command USER_STORE_ALL		110		
$V_{DDH}$ Overvoltage Lockout	$V_{DDH}$		17.3	17.8	18.3	V
$V_{DDH}$ Overvoltage Lockout Hysteresis				500		mV
LDOIN Undervoltage Lockout	$V_{LDOIN}$		2.26	2.33	2.40	V
LDOIN Undervoltage Lockout Hysteresis				100		mV

(See [Typical Application Circuits](#).  $V_{DDH1} = V_{DDH2} = 12V$ ,  $V_{LDOIN} = 3.3V$ ,  $T_A = T_J = -40^{\circ}C$  to  $+125^{\circ}C$ , unless otherwise noted. Specifications are production tested at  $T_A = +32^{\circ}C$ ; limits within the operating temperature range are guaranteed by design and characterization.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
OUTPUT VOLTAGE RANGE AND ACCURACY						
Feedback Voltage Accuracy	$V_{SNSP} - V_{SNSN}$	$V_{REF} = 0.4V$ to $0.8V$	-1		+1	%
		$V_{REF} = 0.4V$ to $0.8V$ , $T_A = T_J = 0^{\circ}C$ to $+85^{\circ}C$	-0.8		+0.8	
Positive Voltage Sense Leakage Current	$I_{SNSP}$	$T_A = T_J = +25^{\circ}C$			1	$\mu A$
Negative Voltage Sense Input Range	$V_{SNSN}$		-100		+100	mV
Negative Voltage Sense Bias Current	$I_{SNSN}$				500	$\mu A$
SWITCHING FREQUENCY						
Switching Frequency	$f_{SW}$		308		kHz	
			400			
			444			
			500			
			571			
			667			
			800			
			1000			
			1333			
			2000			
Switching Frequency Accuracy			-10		+10	%
Phase Shift Between Two Phases			180			$^{\circ}$
Minimum Controllable On-Time		Inductor valley current $\leq 0A$ ( <a href="#">Note 5</a> )	50		ns	
		Inductor valley current $> 0A$ ( <a href="#">Note 5</a> )	45			
Minimum Controllable Off-Time			100			ns
ENABLE AND STARTUP						
Initialization Time	$t_{INIT}$		2		5	ms
EN Threshold		Rising	0.9		V	
		Falling	0.6			
EN Filtering Delay		Rising	200		$\mu s$	
		Falling	2			
Soft-Startup Slew Rate			1		V/ms	
			0.5			
			0.33			
			0.167			
POWER-GOOD AND FAULT PROTECTIONS						
PGOOD Output Low		$I_{PGOOD} = 3mA$	0.4			V
Output Undervoltage (UV) Threshold			-16	-13	-10	%

(See [Typical Application Circuits](#).  $V_{DDH1} = V_{DDH2} = 12V$ ,  $V_{LDOIN} = 3.3V$ ,  $T_A = T_J = -40^{\circ}C$  to  $+125^{\circ}C$ , unless otherwise noted. Specifications are production tested at  $T_A = +32^{\circ}C$ ; limits within the operating temperature range are guaranteed by design and characterization.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output UV Deglitch Delay				4		$\mu s$
Output Overvoltage Protection (OVP) Threshold			10	13	16	%
Output OVP Threshold Deglitch Delay				2		$\mu s$
Positive Overcurrent Protection (POCP) Threshold		Per phase, inductor peak current, POCP = 40A	36	40	44	A
		Per phase, inductor peak current, POCP = 35A	31.5	35	38.5	
		Per phase, inductor peak current, POCP = 30A	26.4	30	33.6	
		Per phase, inductor peak current, POCP = 25A	22	25	28	
POCP Deglitch Delay	$t_{POCP}$			51		ns
Fast Positive Overcurrent Protection (FPOCP) Threshold			48.6	54	59.4	A
Negative Overcurrent Protection (NOCP) Threshold to POCP Threshold Ratio				-83		%
NOCP Accuracy			-20		+20	%
BST UVLO Threshold	$V_{BST} - V_{LX}$		1.47	1.57	1.64	V
BST UVLO Threshold Hysteresis				60		mV
Overtemperature Protection (OTP) Rising Threshold				155		$^{\circ}C$
OTP Accuracy				6		%
OTP Hysteresis				20		$^{\circ}C$
Hiccup Protection Time		OVP, POCP, or NOCP		20		ms
<b>SYNCHRONIZATION</b>						
SYNC_IN Pin Input Low					0.47	V
SYNC_IN Pin Input High			1.32			V
SYNC_IN Input Duty Cycle		$f_{SW} = 2MHz$	20		90	%
Synchronization Lock Frequency Range		308kHz to 2MHz	-15		+15	%
SYNC_OUT Pin Output Low		Sinking 3mA			0.5	V
SYNC_OUT Pin Output High		Sourcing 4mA	1.31			V
<b>EXTERNAL POWER STAGE DRIVE INTERFACE (PWM_, CS_, AND TS_FAULTB)</b>						
PWM_ Output		Logic high, sourcing 4mA	1.32			V
		Logic low, sinking 3mA			0.5	

(See [Typical Application Circuits](#).  $V_{DDH1} = V_{DDH2} = 12V$ ,  $V_{LDOIN} = 3.3V$ ,  $T_A = T_J = -40^{\circ}C$  to  $+125^{\circ}C$ , unless otherwise noted. Specifications are production tested at  $T_A = +32^{\circ}C$ ; limits within the operating temperature range are guaranteed by design and characterization.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Power-Stage Fault Logic-Low Threshold		With respect to AGND		300		mV
External Power-Stage Detection Level			$0.3 \times AVDD$		$0.7 \times AVDD$	V
External Power-Stage Detection Time		Detecting the presence of two external power stages			200	$\mu s$
<b>PMBus INTERFACE</b>						
SCL, SDA Input Logic-Low Voltage					0.7	V
SCL, SDA Input Logic-High Voltage			1.45			V
SCL, SDA, ALERTB Logic-High Leakage Current					1	$\mu A$
SDA Output Logic Low		Sinking 20mA			0.4	V
PMBus Operating Frequency	$f_{CLK}$		100		1000	kHz
SDA Hold Time from SCL	$t_{HD\_DAT}$	( <a href="#">Note 5</a> )	0			ns
SDA Setup Time from SCL	$t_{SU\_DAT}$	( <a href="#">Note 5</a> )	50			ns
SCL High Period	$t_{HIGH}$	( <a href="#">Note 5</a> )	0.26			$\mu s$
SCL Low Period	$t_{LOW}$	( <a href="#">Note 5</a> )	0.5			$\mu s$
<b>AVSBus INTERFACE</b>						
AVS_ $V_{DDIO}$ Input Voltage Range	$V_{DDIO}$	( <a href="#">Note 5</a> )	1.3		1.98	V
AVS_CLK, AVS_SDI, Input High Level	$V_{IH}$		$0.7 \times V_{DDIO}$			V
AVS_CLK, AVS_SDI, Input Low Level	$V_{IL}$				$0.3 \times V_{DDIO}$	V
AVS_SDO Output High Level	$V_{OH}$	10mA sink current	$0.8 \times V_{DDIO}$			V
AVS_SDO Output Low Level	$V_{OL}$	10mA source current			$0.2 \times V_{DDIO}$	V
AVS_SDO Weak Pull-Up	$R_{PU}$	Internal pull-up to $V_{DDIO}$		20		k $\Omega$
Input Leakage Current			-10		+10	$\mu A$
AVS_CLK Frequency Range		( <a href="#">Note 5</a> )	5		25	MHz
Target-to-Controller Data Launch Delay (Transmitter)	$t_{LAUNCH\_TARGET}$	AVS_CLK crossing $V_{IH}$ to AVS_SDO transition		4		ns
<b>PMBus/AVSBus TELEMETRY</b>						
Reading Update Rate		Output current, output voltage, input voltage, and junction temperature		3.46		ms
System ADC Resolution				10		bits
READ_IOUT Range		Per phase	0		40	A
READ_IOUT Accuracy		$I_{OUT} = 0A$	-1.8		+1.8	A

(See [Typical Application Circuits](#).  $V_{DDH1} = V_{DDH2} = 12V$ ,  $V_{LDOIN} = 3.3V$ ,  $T_A = T_J = -40^{\circ}C$  to  $+125^{\circ}C$ , unless otherwise noted. Specifications are production tested at  $T_A = +32^{\circ}C$ ; limits within the operating temperature range are guaranteed by design and characterization.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		$0A < I_{OUT} < 50A$	-3.6		+3.6	
READ_VOUT Range				$V_{REF} \pm 200$		mV
READ_VOUT Accuracy			-2		+2	%
READ_VIN Range			2.3		16	V
READ_VIN Accuracy			-3		+3	%
READ_TEMPERATURE Range			-40		+150	$^{\circ}C$
READ_TEMPERATURE Accuracy				$\pm 4$		$^{\circ}C$
<b>PROGRAMMING PINS</b>						
PGM_Pin Resistor Range			0.095		115	k $\Omega$
PGM_Resistor Accuracy			-1		+1	%










**Note 4:** 2.7V minimum input voltage operation is for dual-phase operation only. The input undervoltage threshold must be overwritten by PMBus MFR\_VIN\_UV\_FAULT\_LIMIT\_SETPOINT (0xF1) command.

**Note 5:** Guaranteed by design. Not production tested.




## Typical Operating Characteristics


([Typical Application Circuits](#), tested on MAX20860CL2EVKIT#,  $V_{DDH} = 12V$ ,  $f_{SW} = 308kHz$  ( $V_{OUT} = 0.8V, 1.0V$ ) or  $500kHz$  ( $V_{OUT} = 1.2V, 1.8V$ ) or  $800kHz$  ( $V_{OUT} = 3.3V, 5.0V$ ),  $T_A = +25^\circ C$ , inductor = CL1208-x-100TR-R, unless otherwise noted.)










SAFE OPERATING AREA (4-PH WITH MAX16604)









SAFE OPERATING AREA (4-PH WITH MAX16604)




SAFE OPERATING AREA (4-PH WITH MAX16604)

LOAD AND LINE REGULATIONS  
(2-PH,  $V_{OUT} = 0.8V$ ) toc13EXTERNAL BIAS SUPPLY CURRENT  
(2-PH,  $V_{LDOIN} = 3.3V$ ,  $V_{OUT} = 1.8V$ ) toc14STARTUP  
( $I_{OUT} = 60A$ ) toc15PREBIASED STARTUP  
( $V_{PREBIAS} = 0.5V$ ) toc16SHUTDOWN  
(SOFT-SHUTDOWN DISABLED) toc17SHUTDOWN  
(SOFT-SHUTDOWN ENABLED) toc18

**OUTPUT VOLTAGE RIPPLE**  
( $V_{OUT} = 0.8V$ ,  $I_{OUT} = 60A$ )**LOAD-TRANSIENT RESPONSE**  
( $V_{OUT} = 0.8V$ , 30A TO 60A, 10A/µs)**BODE PLOT WITH AMS ENABLED**  
( $V_{OUT} = 0.8V$ ,  $I_{OUT} = 60A$ ,  $f_{SW} = 308kHz$ )**BODE PLOT WITH AMS DISABLED**  
( $V_{OUT} = 0.8V$ ,  $I_{OUT} = 60A$ ,  $f_{SW} = 308kHz$ )**POSITIVE OVERCURRENT PROTECTION**  
( $V_{OUT} = 0.8V$ , POCP = 40A PER PHASE)**POCP HICCUP AND AUTO-RETRY**  
( $V_{OUT} = 0.8V$ , POCP = 40A PER PHASE)

## Pin Configurations




## Pin Descriptions

PIN	NAME	FUNCTION
1	PGND1	Power Ground 1. PGND1 and PGND2 must be connected on the PCB.
2	V <sub>DDH1</sub>	Regulator Input Supply 1. V <sub>DDH1</sub> and V <sub>DDH2</sub> must be connected on the PCB.
3	V <sub>CC1</sub>	Internal 1.8V LDO Output 1. Connect a 4.7μF or greater ceramic capacitor from V <sub>CC1</sub> to PGND.
4	DVDD	1.8V Supply for Digital Circuitry. Connect a 1Ω to 2.2Ω resistor from DVDD to V <sub>CC1</sub> . Connect a 1μF or greater ceramic capacitor from DVDD to DGND.
5	DGND	Digital Ground. Connect DGND to AGND on the PCB.
6	LDOIN	Optional 2.5V to 5.5V LDO Input Supply. Connect this pin to AVDD or GND, or leave this pin floating if unused.
7	V <sub>CC2</sub>	Internal 1.8V LDO Output 2. Connect a 4.7μF or greater ceramic capacitor from V <sub>CC2</sub> to PGND.
8	V <sub>DDH2</sub>	Regulator Input Supply 2. V <sub>DDH1</sub> and V <sub>DDH2</sub> must be connected on the PCB.

9	PGND2	Power Ground 2. PGND1 and PGND2 must be connected on the PCB.
10	SYNC_OUT	Synchronization Clock Output. Connect this pin to the downstream regulator SYNC_IN pin or leave this pin floating if unused.
11	PWM1	PWM Output for the 3rd-Phase External Power Stage. Connect to the external power-stage PWM input or pull to AGND if not used.
12	PWM2	Output for the 4th-Phase External Power Stage. Connect to the external power-stage PWM input or pull to AGND if not used.
13	EN	Output Enable
14	LX2	Switching Node 2. Connect LX2 directly to the output inductor.
15	BST2	Bootstrap Pin 2. Connect a 0.47 $\mu$ F ceramic capacitor from BST2 to LX2.
16	AVS_DGND	Digital Ground for AVSBus. Connect AVS_DGND to DGND on the PCB.
17	AVS_VDDIO	AVSBus Supply Voltage Connection. Connect a 0.1 $\mu$ F or greater ceramic capacitor from AVS_VDDIO to AVS_DGND.
18	SNSP	Output Voltage Remote Sense Positive Input Pin. Connect SNSP to output voltage at the load. A resistive voltage divider can be inserted between the output and SNSP to regulate the output above the reference voltage.
19	SNSN	Output Voltage Remote Sense Negative Input
20	AGND	Analog Ground
21	AVDD	1.8V Supply for Analog Circuitry. Connect a 1 $\Omega$ to 2.2 $\Omega$ resistor from AVDD to V <sub>CC1</sub> . Connect a 1 $\mu$ F or greater ceramic capacitor from AVDD to AGND.
22	BST1	Bootstrap Pin 1. Connect a 0.47 $\mu$ F ceramic capacitor from BST1 to LX1.
23	LX1	Switching Node 1. Connect LX1 directly to the output inductor.
24	PGOOD	Open-Drain Power-Good Output
25	PGM0	Program Input. Connect this pin to ground through a programming resistor.
26	PGM1	Program Input. Connect this pin to ground through a programming resistor.
27	TS_FAULTB	External Power-Stage TS_FAULTB Connection. Temperature sense and fault input. Connect a 100pF capacitor to AGND.
28	AVS_SDI	AVSBus Controller to Target Serial Data Input
29	AVS_CLK	AVSBus Controller to Target Clock Input
30	AVS_SDO	AVSBus Target to Controller Serial Data Output
31	SDA	PMBus Data Input/Output
32	CS2	External Power-Stage IC Current-Sensing Input from the 4th Phase. Connect to the external power-stage CS output or pulled to AGND if not used.
33	ALERTB	PMBus Alert
34	SYNC_IN	Synchronization Clock Input. Connect this pin to AGND or leave this pin floating if unused.
35	CS1	External Power Stage IC Current-Sensing Input from the 3rd Phase. Connect to the external power-stage CS output or pulled to AGND if not used.
36	SCL	PMBus Clock Input

## Block Diagram



## Detailed Description

## Dual-Phase to Quad-Phase Operations

The MAX20860A is by default configured as a dual-phase 60A converter. When connecting to external power stage(s), the MAX20860A can also support three-phase or quad-phase operations. It is recommended to use the MAX20860A compatible external power stages (such as the MAX20766 or MAX16604). The PWM\_, CS\_, and TS\_FAULTB pins of the MAX20860A are used to communicate PWM signal(s), current-sense signal(s), temperature-sense signal, and fault status between the MAX20860A and the connected external power stage(s).

All operating phases of the MAX20860A are evenly interleaved for reduced input/output voltage ripple and improved load-transient performance. [Table 1](#) summarizes the phase spacing and firing order for different phase configurations.

**Table 1. Phase Configurations**

PHASE CONFIGURATION	PHASE INTERLEAVE	FIRING ORDER
2-phase	180°	LX1, LX2
3-phase	120°	LX1, PWM1, LX2
4-phase	90°	LX1, PWM1, LX2, PWM2

## Control Architecture

### Fixed-Frequency Peak Current-Mode Control Loop

The MAX20860A control loop is based on fixed-frequency, peak current-mode control architecture. A simplified control architecture is shown in [Figure 1](#). The loop contains an error amplifier stage, internal voltage loop compensation network, current sense, internal slope compensation, and a PWM modulator that generates the PWM signals to drive high-side and low-side MOSFETs. The reference voltage ( $V_{REF}$ ) can be adjusted by the PMBus VOUT\_COMMAND from 0.4V to 0.8V with 0.98mV resolution (refer to the *MAX20860A PMBus Command Set User Guide*). The default  $V_{REF}$  is configured by scenarios selected by the PGM1 pin (see the [Pin-Strap Programmability](#) section). The difference between  $V_{REF}$  and the sensed output voltage is amplified by the first error amplifier. Its output voltage ( $V_{ERR}$ ) is used as the input of the voltage loop compensation network. The output of the compensation network ( $V_{COMP}$ ) is fed to a PWM comparator with a current-sense signal ( $V_{ISENSE\_}$ ) and slope compensation ( $V_{RAMP}$ ). The output of the PWM comparator is the input of the PWM modulator. High-side MOSFET turn-on is aligned with an internal clock. It can either be a fixed-frequency clock or a phase-shifted clock if an advanced modulation scheme (AMS) is enabled (see the [Advanced Modulation Scheme \(AMS\)](#) section). An active current-balance circuit is used to minimize the phase-current imbalance (see the [Active Current Balancing](#) section).




Figure 1. Simplified Control Architecture

### Advanced Modulation Scheme (AMS)

The MAX20860A offers a selectable advanced modulation scheme (AMS) to provide improved transient response. AMS provides a significant advantage over conventional fixed-frequency PWM schemes. Enabling the AMS feature allows for modulation at both leading and trailing edges, which results in a temporary increase or decrease of the switching frequency during large load transients. [Figure 2](#) shows the scheme to include leading-edge modulation to the traditional trailing-edge modulation when AMS is enabled in the device. The modulation scheme allows turn-on and turn-off with minimal delay. Since the total inductor current increases very quickly, thus satisfying the load demand, the current drawn from the output capacitors is reduced. With AMS enabled, the control loop phase-margin is boosted, which allows extending control loop bandwidth to improve load-transient performance. As a result, the output capacitance can be minimized.




Figure 2. AMS Operation

### Active Current Balancing

The MAX20860A operates with active current balancing for enhanced dynamic-current sharing among all phases. This feature maintains the current balance both at steady state and during load transients, even at a load-step frequency close to the switching frequency or its harmonics. The active current-balancing circuit adjusts the individual phase-current control signal in order to minimize the phase-current imbalance.

### Synchronization

Synchronizing the switching frequency of multiple units can effectively reduce intermodulation noise and its interference to input current and output voltage. The MAX20860A supports frequency synchronization when a valid external synchronization clock is connected to the SYNC\_IN pin. If a valid external synchronization clock is not available or lost during operation, the MAX20860A resumes switching smoothly with its internal clock frequency preset by the PGM1 pin or PMBus command (see the [Pin-Strap Programmability](#) section). The delay from the rising edge of SYNC\_IN and the rising edge of the switch node LX1 is 230ns and can be adjusted with the PMBus INTERLEAVE command (see the [PMBus Interface](#) section), assuming AMS is disabled. If AMS is enabled, there is an additional delay of 180°.

The MAX20860A also provides a SYNC\_OUT output which has the same frequency as the switching frequency. The SYNC\_OUT output can be used as a synchronization clock for the downstream devices. There is a fixed 50ns delay from the rising edge of SYNC\_OUT to the rising edge of the switch node LX1, assuming AMS is disabled. If AMS is enabled, there is an additional delay of 180°.

### Internal Linear Regulator

The MAX20860A contains two internal 1.8V linear regulators (LDO). The 1.8V LDO output voltages  $V_{CC1}$  and  $V_{CC2}$  are derived from  $V_{DDH}$  pins by default. To improve efficiency, an optional 2.5V to 5.5V bias input supply can be applied on the LDOIN pin so that the 1.8V voltages on  $V_{CC}$  are converted from the LDOIN pin instead. The optional LDOIN bias input supply can be applied or removed at any time during regulation without affecting operation, as long as the  $V_{DDH}$  voltage is present. Once the LDO is in operation and supplied by the LDOIN bias supply, it can remain in regulation if the  $V_{DDH}$  voltage is removed from the device.

The 1.8V voltage on the  $V_{CC}$  pins supplies the current to the MOSFET drivers for both internal phases. A decoupling capacitor of at least 4.7 $\mu$ F must be connected between  $V_{CC}$  and PGND. The MAX20860A AVDD pin requires a 1.8V supply to power the device's internal analog circuitry. A 1 $\Omega$  to 2.2 $\Omega$  resistor must be connected between AVDD and  $V_{CC1}$ . A 1 $\mu$ F or greater decoupling capacitor must be used between AVDD and AGND. Similar to AVDD, the DVDD pin of the device also requires a 1.8V supply to power the device's internal digital circuitry. A 1 $\Omega$  to 2.2 $\Omega$  resistor must also be connected between DVDD and  $V_{CC1}$ . A 1 $\mu$ F or greater decoupling capacitor must be used between DVDD and DGND. AGND and DGND must be connected on the PCB.

For three-phase and quad-phase operations where external power stages are used, the  $V_{CC2}$  of the MAX20860A can be used to supply the bias voltages for the external power stages.



## Startup and Shutdown

The startup and shutdown timing is shown in [Figure 3](#). When  $V_{CC\_}$ ,  $AVDD$ , and  $DVDD$  voltages are above their rising UVLO threshold, the device goes through an initialization procedure. Configuration settings on the PGM\_ pins are read. Nonvolatile PMBus memory is loaded. External power stages are detected. Once initialization is complete, the device detects the  $V_{DDH}$  and EN status. When both are above their rising thresholds, the soft-startup begins, and switching is enabled. The output voltage of the enabled output starts to ramp up. The soft-startup slew rate is preset by PGM1 resistor or PMBus. If there are no faults, the open-drain PGOOD pin is released from being held low after the soft-startup ramp is complete. The device supports smooth startup with output prebiased.

During operation, if EN falls below its threshold, switching is stopped immediately. The output voltage is discharged by load current.

When PMBus is used, the hardware EN signal can be bypassed by the OPERATION command when the ON\_OFF\_CONFIG command is programmed to select certain configurations. Refer to the *MAX20860A PMBus Command Set User Guide* for more details.




Figure 3. Startup and Shutdown Timing

## Fault Handling

### Input Undervoltage Lockout ( $V_{DDH}$ UVLO)

The MAX20860A internally monitors the  $V_{DDH}$  voltage level. When the input supply voltage is below the UVLO threshold, the device stops switching and drives the PGOOD pin low. By default, the device restarts after 20ms if the UVLO status is cleared. See the [Startup and Shutdown](#) section for the start-up sequence.

The MAX20860A by default has a  $V_{DDH}$  UVLO threshold of 4.75V. When the device is configured to dual-phase operation, the  $V_{DDH}$  UVLO threshold can be configured to 2.5V using the PMBus MFR\_VIN\_UV\_FAULT\_LIMIT\_SETPOINT (0xF1) command. Refer to the *MAX20860A PMBus Command Set User Guide* for details.

**Output Overvoltage Protection (OVP)**

The feedback voltage of  $V_{SNSP} - V_{SNSN}$  is monitored for output overvoltage once the soft-startup ramp is complete. If the feedback voltage is above the OVP threshold beyond the OVP deglitch filtering delay, the device stops switching and drives the PGOOD pin low. By default, the device restarts after 20ms if the OVP status is cleared.

**Positive Overcurrent Protection (POCP)**

The device's peak current-mode control architecture provides inherent current limiting and short circuit protection. The inductor current is continuously monitored while switching. The inductor peak current is limited on a cycle-by-cycle basis. In each switching cycle, once the sensed inductor current exceeds the POCP threshold, the device turns off the high-side MOSFET and turns on the low-side MOSFET to allow the inductor current to be discharged by output voltage. An up-down counter is used to accumulate the number of consecutive POCP events each switching cycle. If the counter exceeds 1024, the device stops switching and drives the PGOOD pin low. By default, POCP is a hiccup protection, and the device restarts after 20ms.

The MAX20860A offers four POCP thresholds (40A, 35A, 30A, and 25A per phase), which can be selected by the PGM1 pin (see the [Pin-Strap Programmability](#) section). Due to POCP deglitch delay, for a specific application use case, the actual POCP threshold should be higher depending on the inductor selection (see the [Output Inductor Selection](#) section).

Besides the current-limiting POCP the device also features an FPOCP that is intended to protect extreme overcurrent conditions, including inductor short or saturation. The FPOCP has a threshold of 55A per phase. Once the sensed inductor current exceeds the FPOCP threshold, the device stops switching, drives the PGOOD pin low, and latches the device. It requires cycling the power to clear the latched FPOCP fault and resume operation.

**Negative Overcurrent Protection (NOCP)**

The device also has negative overcurrent protection against inductor valley current. The NOCP threshold is -83% of the POCP threshold. In each switching cycle, once the sensed inductor current exceeds the NOCP threshold, the device turns off the low-side MOSFET and turns on the high-side MOSFET for a fixed 180ns time to allow the inductor current to be charged by the input voltage. Same as POCP, an up-down counter is used to accumulate the number of consecutive NOCP events. If the counter exceeds 1024, the device stops switching and drives the PGOOD pin low. By default, NOCP is a hiccup protection, and the device restarts after 20ms.

**Overtemperature Protection (OTP) and External Power-Stage Fault**

The overtemperature protection threshold is +155°C with 20°C hysteresis. The MAX20860A monitors the junction temperature of both internal power trains and optional external power stages. The temperature of the external power stages is monitored with the TS\_FAULTB pin. If either the internal or external junction temperature reaches OTP threshold during operation, the device stops switching and drives the PGOOD pin low. The device restarts after 20ms if the OTP status is cleared.

The external power stage also communicates its faults to the MAX20860A by pulling the TS\_FAULTB pin low. Once a fault is detected, the device stops switching and drives the PGOOD pin low. The device restarts after 20ms if the TS\_FAULTB pin is released.

**Feedback Pin Open Detection**

The MAX20860A supports the SNSP and SNSN pins' open detection at startup. If the SNSP or SNSN pin is floating for any reason, the regulator does not start-up switching. This protection is only active at startup and is disabled in regulation.

**Fault Handling Table**

[Table 2](#) completely summarizes all fault types and the system responses. Fault responses that are different from the default response may be selected through PMBus. Refer to the *MAX20860A PMBus Command Set User Guide* for details.

**Table 2. Fault Handling**

FAULT PROTECTION	STATUS PIN	STATUS REGISTER	DEFAULT RESPONSE	RESPONSE REGISTER	FAULT LIMIT REGISTER
V <sub>DDH</sub> UVLO	ALERTB	STATUS_INPUT	Shut down and retry.	VIN_UV_FAULT_RESPONSE	VIN_UV_FAULT_LIMIT & MFR_VIN_UV_FAULT_LIMIT_SETPOINT
V <sub>DDH</sub> OVLO	ALERTB	STATUS_INPUT	No fault response	VIN_OV_FAULT_RESPONSE	VIN_OV_FAULT_LIMIT

V <sub>OUT</sub> UVP	PGOOD/ ALERTB	STATUS_VOUT	No fault response	VOUT_UV_FAULT_ RESPONSE	VOUT_UV_FAULT_LIMIT
V <sub>OUT</sub> OVP	PGOOD/ ALERTB	STATUS_VOUT	Shut down and retry.	VOUT_OV_FAULT_ RESPONSE	VOUT_OV_FAULT_LIMIT
V <sub>CC</sub> UVLO	ALERTB	STATUS_MFR_ SPECIFIC	Stop regulating until the V <sub>CC</sub> UVLO condition clears.	N/A	N/A
AVDD UVLO	ALERTB	STATUS_MFR_ SPECIFIC_2	Stop regulating until the AVDD UVLO condition clears.	N/A	N/A
DVDD UVLO	ALERTB	STATUS_MFR_ SPECIFIC_2	Stop regulating until the DVDD UVLO condition clears.	N/A	N/A
POCP	ALERTB	STATUS_IOUT	Shut down and retry.	IOUT_OC_FAULT_ RESPONSE	IOUT_OC_FAULT_LIMIT
FPOCP	ALERTB	STATUS_MFR_ SPECIFIC	Immediate shutdown. Must restart by power cycle.	N/A	N/A
NOCP	ALERTB	STATUS_IOUT	Shut down and retry.	IOUT_UC_FAULT_ RESPONSE	IOUT_UC_FAULT_LIMIT
V <sub>BST</sub> UVLO	ALERTB	STATUS_MFR_ SPECIFIC	Stop regulating until the V <sub>BST</sub> UVLO condition clears.	N/A	N/A
V <sub>BST</sub> OVLO	ALERTB	STATUS_MFR_ SPECIFIC_3	No startup	N/A	N/A
Overtemperature Protection	ALERTB	STATUS_TEMP ERATURE	Shut down and retry.	OT_FAULT_ RESPONSE	OT_FAULT_LIMIT
External Power Stage Fault	ALERTB/ TS_FAULTB	STATUS_MFR_ SPECIFIC_2	Stop regulating until the external power stage fault condition clears.	EXT_SPS_FAULT_ RESPONSE	N/A
SNSP Open	ALERTB	STATUS_MFR_ SPECIFIC_2	No startup	SNSP_FAULT_ RESPONSE	N/A
SNSN Open	ALERTB	STATUS_MFR_ SPECIFIC_3	No startup	N/A	N/A

### Pin-Strap Programmability

The MAX20860A has two program pins (PGM0 and PGM1) to set some of the key configurations of the device. The PGM\_ values are read during start-up initialization. PGM0 and PGM1 each have 32 detection levels. A pin-strap resistor is connected from the PGM\_ pin to AGND to select one of the 32 codes. PGM0 is used to select the PMBus addresses. PGM1 is used to select the POCP levels and a predefined scenario that is defined in [Table 5](#).

**Table 3. PGM0 PMBus Address Selection**

PGM0 CODES	R <sub>PGM0</sub> (Ω)	PMBus ADDRESS
0	95.3	0x10h
1	200	0x11h
2	309	0x12h
3	422	0x13h
4	536	0x14h

5	649	0x15h
6	768	0x16h
7	909	0x17h
8	1050	0x18h
9	1210	0x19h
10	1400	0x1Ah
11	1620	0x1Bh
12	1870	0x1Ch
13	2150	0x1Dh
14	2490	0x1Eh
15	2870	0x1Fh
16	3740	0x20h
17	8060	0x21h
18	12400	0x22h
19	16900	0x23h
20	21500	0x24h
21	26100	0x25h
22	30900	0x26h
23	36500	0x27h
24	42200	0x28h
25	48700	0x29h
26	56200	0x2Ah
27	64900	0x2Bh
28	75000	0x2Ch
29	86600	0x2Dh
30	100000	0x2Eh
31	115000	0x2Fh

**Table 4. PGM1 POCP and Scenario Selection**

PGM1 CODES	R <sub>PGM1</sub> (Ω)	POCP (A)	SCENARIO
0	95.3	40	Scenario A
1	200		Scenario B
2	309		Scenario C
3	422		Scenario D
4	536		Scenario E
5	649		Scenario F
6	768		Scenario G
7	909		Scenario H
8	1050	35	Scenario A
9	1210		Scenario B
10	1400		Scenario C
11	1620		Scenario D
12	1870		Scenario E
13	2150		Scenario F
14	2490		Scenario G
15	2870		Scenario H
16	3740	30	Scenario A
17	8060		Scenario B
18	12400		Scenario C
19	16900		Scenario D
20	21500		Scenario E
21	26100		Scenario F
22	30900		Scenario G

23	36500	25	Scenario H
24	42200		Scenario A
25	48700		Scenario B
26	56200		Scenario C
27	64900		Scenario D
28	75000		Scenario E
29	86600		Scenario F
30	100000		Scenario G
31	115000		Scenario H

The MAX20860A has eight predefined scenarios as summarized in [Table 5](#), which can be selected by a pin-strap resistor connected from the PGM1 pin to AGND. For each scenario, the switching frequency, AMS option, voltage loop gain, and other parameters can be selected. See the [Voltage Loop Gain](#) section for information about how to select the voltage loop gain resistance ( $R_{VGA}$ ) for optimized control loop performance. The configuration settings not offered in these eight predefined scenarios can be selected by PMBus and stored in the device with the STORE\_USER\_ALL command (see the [Nonvolatile PMBus Memory](#) section).

**Table 5. Predefined Scenarios**

SCENARIO	V <sub>REF</sub> AT STARTUP (V)	f <sub>SW</sub> (kHz)	AMS OPTION	R <sub>VGA</sub> (kΩ)	SLOPE COMPENSATION (μA)	SOFT- STARTUP SLEW RATE (V/ms)	VOUT_SCALE_LOOP
A	0.4	308	Disabled	37.3	0.84	0.5	0.5
B	0.5	500	Enabled	11.0	1.47	1	1
C	0.5	500	Disabled	22.0	0.84	1	0.5
D	0.5	500	Enabled	44.5	1.47	1	1
E	0.5	800	Enabled	22.0	1.47	1	1
F	0.8	800	Disabled	37.3	1.05	1	1
G	0.8	800	Enabled	44.5	1.47	1	1
H	0.8	1000	Enabled	62.3	1.47	1	1

## PMBus Interface

PMBus is an industry standard that defines a means of communication with power conversion devices. It is comprised of an industry-standard SMBus serial interface and the PMBus command language. The MAX20860A supports the PMBus interface to communicate with a host device. The MAX20860A PMBus address is selected by a pin-strap resistor connected from the PGM0 pin to AGND (see the [Pin-Strap Programmability](#) section). [Table 6](#) shows the supported PMBus commands. For the detailed PMBus command definition and further details, refer to the *MAX20860A PMBus Command Set User Guide*.

**Table 6. Supported PMBus Commands**

COMMAND CODE	COMMAND NAME	DESCRIPTION	TYPE	DATA FORMAT	FACTORY VALUE
0x01	OPERATION	Output enable/disable	R/W Byte	Bit field	0x8A
0x02	ON_OFF_CONFIG	EN pin and PMBus OPERATION command setting	R/W Byte	Bit field	0x1F
0x03	CLEAR_FAULTS	Clear any fault bits that have been set.	Send Byte	—	N/A
0x10	WRITE_PROTECT	Level of protection provided by the device against accidental changes	R/W Byte	Bit field	0x20

0x15	STORE_USER_ALL	Store user settings in the PMBus nonvolatile memory.	Send Byte	—	N/A
0x16	RESTORE_USER_ALL	Restore to latest user settings stored in the PMBus nonvolatile memory.	Send Byte	—	N/A
0x19	CAPABILITY	Summary of PMBus optional communication protocols supported by this device	R Byte	Bit field	0xD4
0x1B	SMBALERT_MASK	Selectively mask the assertion of the ALERTB output.	Block W-Block R Process Call/W Word	Bit field	N/A
0x20	VOUT_MODE	Output voltage data format and mantissa exponent	R Byte	Bit field	0x16
0x21	VOUT_COMMAND	Output/feedback voltage setpoint	R/W Word	ULINEAR16	Scenario
0x24	VOUT_MAX	Upper limit of output/feedback voltage setpoint	R Word	ULINEAR16	Scenario
0x27	VOUT_TRANSITION_RATE	Transition slew rate for voltage transition	R/W Word	LINEAR11	Scenario
0x29	VOUT_SCALE_LOOP	Feedback voltage divider ratio	R/W Word	LINEAR11	Scenario
0x2B	VOUT_MIN	Lower limit of the output/feedback voltage setpoint	R Word	ULINEAR16	Scenario
0x33	FREQUENCY_SWITCH	Switching frequency	R/W Word	LINEAR11	Scenario
0x37	INTERLEAVE	Phase shift from SYNC_IN to LX1	R/W Word	Bit field	0x0160
0x40	VOUT_OV_FAULT_LIMIT	Output/feedback overvoltage threshold	R Word	ULINEAR16	Scenario
0x41	VOUT_OV_FAULT_RESPONSE	Output/feedback overvoltage response	R/W Byte	Bit field	0xB9
0x44	VOUT_UV_FAULT_LIMIT	Output/feedback undervoltage threshold	R Word	ULINEAR16	Scenario
0x45	VOUT_UV_FAULT_RESPONSE	Output/feedback undervoltage response	R/W Byte	Bit field	0x39
0x46	IOUT_OC_FAULT_LIMIT	Positive overcurrent fault threshold	R/W Word	LINEAR11	PGM1
0x47	IOUT_OC_FAULT_RESPONSE	Positive overcurrent fault response	R/W Byte	Bit field	0xF9
0x4B	IOUT_UC_FAULT_LIMIT	Negative overcurrent fault threshold	R Word	LINEAR11	PGM1
0x4C	IOUT_UC_FAULT_RESPONSE	Negative overcurrent fault response	R/W Byte	Bit field	0xF9
0x4F	OT_FAULT_LIMIT	Overtemperature fault threshold	R Word	LINEAR11	0xF2AC
0x50	OT_FAULT_RESPONSE	Overtemperature fault response	R/W Byte	Bit field	0xB9

0x51	OT_WARN_LIMIT	Overtemperature warning threshold	R/W Word	LINEAR11	0xF1A4
0x55	VIN_OV_FAULT_LIMIT	Input overvoltage threshold	R Word	LINEAR11	0xDA3A
0x56	VIN_OV_FAULT_RESPONSE	Input overvoltage response	R/W Byte	Bit field	0x39
0x59	VIN_UV_FAULT_LIMIT	Input undervoltage threshold	R Word	LINEAR11	0xD895
0x5A	VIN_UV_FAULT_RESPONSE	Input undervoltage response	R/W Byte	Bit field	0xF9
0x78	STATUS_BYTE	One-byte summary of the unit's fault condition	R Byte	Bit field	N/A
0x79	STATUS_WORD	Two-byte summary of the unit's fault condition	R Word	Bit field	N/A
0x7A	STATUS_VOUT	Output voltage fault and warning status	R/W Byte	Bit field	N/A
0x7B	STATUS_IOUT	Output current fault and warning status	R/W Byte	Bit field	N/A
0x7C	STATUS_INPUT	Input voltage fault and warning status	R/W Byte	Bit field	N/A
0x7D	STATUS_TEMPERATURE	IC junction temperature fault and warning status	R/W Byte	Bit field	N/A
0x7E	STATUS_CML	Communication fault and warning status	R/W Byte	Bit field	N/A
0x80	STATUS_MFR_SPECIFIC	Manufacturer-specific fault and warning status	R/W Byte	Bit field	N/A
0x88	READ_VIN	Input voltage telemetry	R Word	LINEAR11	N/A
0x8B	READ_VOUT	Feedback voltage telemetry	R Word	ULINEAR16	N/A
0x8C	READ_IOUT	Output current telemetry	R Word	LINEAR11	N/A
0x8D	READ_TEMPERATURE_1	IC junction temperature telemetry	R Word	LINEAR11	N/A
0x8E	READ_TEMPERATURE_2	External power-stage junction temperature telemetry	R Word	LINEAR11	N/A
0x98	PMBUS_REVISION	PMBus revision compliance	R Byte	Bit field	0x33
0xAD	IC_DEVICE_ID	Device root part number	R Block	ASCII	"MAX20860A"
0xAE	IC_DEVICE_REV	Device revision code	R Block	ASCII	N/A
0xD4	RAMP_SLP	Slope compensation options	R/W Byte	Bit field	Scenario
0xD9	EXT_SPS_FAULT_RESPONSE	External power-stage fault response	R/W Byte	Bit field	0xF9
0xDA	LX_FAULT_RESPONSE	Switching node short fault response	R Byte	Bit field	0x80
0xDB	SNRP_FAULT_RESPONSE	Feedback SNSP/SNSN pin open fault response	R/W Byte	Bit field	0x80
0xDD	REMAINING_STORES	Number of remaining units of nonvolatile memory	R Byte	Unsigned integer	0x12
0xDE	DPLL_FLAGS	Status register of frequency synchronization	R Byte	Bit field	N/A
0xE0	STATUS_MFR_SPECIFIC_2	Manufacturer-specific fault and warning status.	R/W Byte	Bit field	N/A
0xE1	STATUS_MFR_SPECIFIC_3	Manufacturer-specific fault and warning status	R/W Byte	Bit field	N/A



0xE7	RVGA_GAIN	Voltage loop gain resistance options	R/W Byte	Bit field	Scenario
0xE8	ZERO_SEL	Voltage loop zero options	R/W Byte	Bit field	0x05
0xE9	AMS_OPT	Advanced modulation scheme options	R/W Byte	Bit field	Scenario
0xEA	RESTORE_ADI_ALL	Restore all PMBus commands to the default values at power-up.	Send Byte	—	N/A
0xF1	MFR_VIN_UV_FAULT_LIMIT_SETPOINT	Manufacturer-specific option to expand input undervoltage threshold for dual-phase operations	R/W Byte	Bit field	0x11

### Nonvolatile PMBus Memory

The MAX20860A features nonvolatile memory for the storage of PMBus command values, which is only guaranteed to retain values correctly when written while  $V_{DDH}$  is 10.8V to 16V. The STORE\_USER\_ALL command is used to store user settings to PMBus nonvolatile memory. The stored configurations override pin-strap settings where appropriate.

The MAX20860A has 18 total storable slots. At any time, the number of remaining storable slots can be determined by reading the REMAINING\_STORES command. Refer to the *MAX20860A PMBus Command Set User Guide* for more information.

### AVSBus Interface

The MAX20860A features a high-speed AVSBus serial interface that operates from 5MHz to 50MHz and a bus voltage range of 0.9V to 1.98V. This high-speed interface enables fast telemetry, as well as fast output voltage scaling to optimize the performance and power consumption of the load device. Output voltages can be quickly increased when high-performance operations are required, and quickly lowered for lower power states to save power.

The AVSBus consists of the AVS\_SDI (serial data input), AVS\_SDO (serial data output), AVS\_CLK (bus clock), and AVS\_VDDIO (bus voltage). Commands are sent over AVS\_SDI, and telemetry data is returned over AVS\_SDO.

The AVSBus interface follows the PMBus specification, rev 1.3.1. More information about this specification can be found at [pmbus.org](http://pmbus.org). The AVSBus commands supported are listed in [Table 7](#).

**Table 7. AVSBus Command/Telemetry Support**

<CmdDataGroup>	<CmdDataType>	NAME	DESCRIPTION
0b (AVSBus Standard Command)	0000b	Target rail voltage	AVSBus control $V_{OUT}$ setpoint expressed in 1mV per LSB.
	0001b	Target $V_{OUT}$ transition rate	Target $V_{OUT}$ transition rate expressed in 1mV/ $\mu$ s per LSB. Can read. No action taken on writes.
	0010b	Rail current	Output current expressed in 10mA per LSB. Read only.
	0011b	Rail temperature	IC temperature expressed in 0.1°C per LSB. Read only.
	0100b	Reset	Unsupported feature (but will ACK write transactions).
	0101b	Power mode	Unsupported feature (but will ACK read and write transactions with the value 11b).
	1110b	AVSBus status	See the PMBus Specification for a detailed description. Supported status bits: <VDONE> and <OTW>.
	1111b	AVSBus version	Read only.



## Reference Design Procedure

### Output Voltage Sensing

The MAX20860A has a programmable feedback reference voltage ( $V_{REF}$ ) from 0.4V to 0.8V. The default reference voltage is selected by the predefined scenarios shown in [Table 5](#).

When the desired output voltage is higher than  $V_{REF}$ , it is required to use resistor-dividers  $R_{FB1}$  and  $R_{FB2}$  to sense the output voltage (see the [Simplified Application Circuit](#)). The feedback resistor-divider ratio ( $VOUT\_SCALE\_LOOP$ ) is given by the following equation:

$$VOUT\_SCALE\_LOOP = \frac{V_{REF}}{V_{OUT}} = \frac{R_{FB2}}{R_{FB1} + R_{FB2}}$$

where:

$V_{OUT}$  = Output voltage

$V_{REF}$  = Reference voltage

$R_{FB1}$  = Top divider resistor

$R_{FB2}$  = Bottom divider resistor

The MAX20860A offers four standard  $VOUT\_SCALE\_LOOP$  values, which can be selected by the PMBus  $VOUT\_SCALE\_LOOP$  command. When one of these four standard ratios are selected,  $R_{FB1}$  and  $R_{FB2}$  must also be selected properly to match the selected ratio so that the PMBus  $VOUT\_COMMAND$  matches 1:1 with the actual output voltage ( $V_{OUT}$ ). The PMBus  $VOUT\_COMMAND$  can scale from 0.4V to 2.55V, with 0.98mV resolution referred to the feedback node voltage  $V_{SNSP} - V_{SNSN}$  (refer to the *MAX20860A PMBus Command Set User Guide*). The standard  $VOUT\_SCALE\_LOOP$ ,  $R_{FB1}$ ,  $R_{FB2}$ , and  $VOUT\_COMMAND$  ranges are summarized in [Table 8](#).

**Table 8. Standard Feedback Resistor-Divider Ratios**

PMBUS $VOUT\_SCALE\_LOOP$	EXAMPLE $R_{FB1}/R_{FB2}$ (E12 VALUES)	EXAMPLE $R_{FB1}/R_{FB2}$ (E96 VALUES)	PMBUS $VOUT\_COMMAND$ RANGE
0.3125	2.2k $\Omega$ /1.0k $\Omega$	1.65k $\Omega$ /0.75k $\Omega$	1.2803V to 2.5596V
0.5000	Any value $R_{FB1} = R_{FB2}$	Any value $R_{FB1} = R_{FB2}$	0.7998V to 1.5996V
0.6875	1.0k $\Omega$ /2.2k $\Omega$	0.75k $\Omega$ /1.65k $\Omega$	0.5820V to 1.1641V
1.0000	Direct remote sense	Direct remote sense	0.4004V to 0.7998V

The default  $VOUT\_SCALE\_LOOP$  is selected by the scenario selected ([Table 5](#)). When nonstandard feedback resistor divider ratios are used, it is recommended to set PMBus  $VOUT\_SCALE\_LOOP$  to 1.0. In this case, the PMBus  $VOUT\_COMMAND$  sets the feedback reference voltage ( $V_{REF}$ ) rather than the actual output voltage ( $V_{OUT}$ ). It is recommended that the value  $R_{FB2}$  does not exceed 2.5k $\Omega$ .

### Switching Frequency Selection

The MAX20860A offers a wide range of selectable switching frequencies from 308kHz to 2MHz. The selection of switching frequency can be optimized for different applications. Higher switching frequencies are recommended for applications prioritizing solution size, so that the value and size of output LC filter can be reduced. Lower switching frequencies are recommended for applications prioritizing efficiency and thermal dissipation, due to reduced switching losses. It is required that the frequency be selected so that the minimum controllable on-time and minimum controllable off-time are not violated. The maximum recommended switching frequency ( $f_{SW(MAX)}$ ) is calculated by the following equation:

$$f_{SW(MAX)} = \min \left\{ \frac{V_{OUT}}{t_{ON(MIN)} \times V_{DDH(MAX)}}, \frac{V_{DDH(MIN)} - V_{OUT}}{t_{OFF(MIN)} \times V_{DDH(MIN)}} \right\}$$

where:

$V_{DDH(MAX)}$  = Maximum input voltage

$V_{DDH(MIN)}$  = Minimum input voltage

$t_{ON(MIN)}$  = Minimum controllable on-time

$t_{\text{OFF(MIN)}}$  = Minimum controllable off-time

The MAX20860A internally has a slope compensation applied to the current loop during on-time to guarantee stability and improve noise immunity. To avoid the slope compensation saturating the current loop, it is required that the maximum on-time of the high-side MOSFET ( $t_{\text{ON(MAX)}}$ ) be limited by:

$$t_{\text{ON(MAX)}} = \frac{5\text{pF} \left[ 800\text{mV} - \left( \frac{I_{\text{OUT(MAX)}}}{N} + \frac{I_{\text{RIPPLE}}}{2} \right) \times \frac{1.6\Omega}{125} \right]}{I_{\text{SLOPE}}}$$

where:

$I_{\text{OUT(MAX)}}$  = Maximum load current

$N$  = Number of phases

$I_{\text{RIPPLE}}$  = Inductor current ripple peak-to-peak value

$I_{\text{SLOPE}}$  = Internal slope compensation amplitude. The default value is set by the scenario selected ([Table 5](#)) and the value can be adjusted by the PMBus RAMP\_SLP command (refer to the *MAX20860A PMBus Command Set User Guide*).

The minimum recommended selectable switching frequency ( $f_{\text{SW(MIN)}}$ ) is calculated by the following equation:

$$f_{\text{SW(MIN)}} = \frac{V_{\text{OUT}}}{t_{\text{ON(MAX)}} \times V_{\text{DDH(MIN)}}}$$

Due to system noise injection, even at steady state operation, typically the LX\_ rising and falling edges would have some random jittering noise. The selection of the switching frequency ( $f_{\text{SW}}$ ) should take into consideration the jittering and be higher than  $f_{\text{SW(MIN)}}$  and lower than  $f_{\text{SW(MAX)}}$ . To improve the LX\_ jittering, it is recommended to use smaller inductor values and lower voltage loop gain, to minimize the noise sensitivity.

### Output Inductor Selection

The output inductor has an important influence on the overall size, cost, and efficiency of the voltage regulator. Since the inductor is typically one of the larger components in the system, a minimum inductor value is particularly important in space-constrained applications. Smaller inductor values also permit faster transient response, reducing the amount of output capacitance needed to maintain transient tolerance. Typically, the output inductor is selected so that the inductor current ripple is 20% to 50% of the maximum load current per-phase for optimized performance. To improve current loop noise immunity, it is recommended that the inductor current ripple is at least 4A. For conventional discrete inductors the recommended inductor value is calculated by the following equation:

$$L = \frac{V_{\text{OUT}}(V_{\text{DDH}} - V_{\text{OUT}})}{I_{\text{RIPPLE}} \times f_{\text{SW}} \times V_{\text{DDH}}}$$

where:

$V_{\text{DDH}}$  = Input voltage

$I_{\text{RIPPLE}}$  = Inductor current ripple peak-to-peak value

Coupled inductors can be used with the MAX20860A for optimized solution size, efficiency and load transient performance. For coupled inductors driven with duty cycle  $\leq 1/N$ , the recommended inductor value is calculated by the following equation:

$$L = \frac{V_{\text{OUT}}}{I_{\text{RIPPLE}} \times f_{\text{SW}}} \left( \frac{1}{N} - \frac{V_{\text{OUT}}}{V_{\text{DDH}}} \right)$$

The inductor should also be selected so that maximum load current delivery can be guaranteed by the selected POCP threshold. The MAX20860A offers four POCP thresholds (40A, 35A, 30A, and 25A for each phase), which can be selected by the PGM1 pin (see the [Pin-Strap Programmability](#) section). Due to a deglitch delay from POCP comparator tripping to high-side MOSFET turning off, for a specific application use case, the adjusted POCP threshold ( $\text{POCP}_{\text{ADJUST}}$ ) should take into consideration the inductor value, input voltage and output voltage, which can be calculated by the following equation:

$$POCP_{ADJUST} = POCP + \frac{(V_{DDH} - V_{OUT}) \times t_{POCP}}{L}$$

where:

POCP = POCP level specified in the [Electrical Characteristics](#) table

$t_{POCP}$  = POCP deglitch delay (51ns, typ)

It needs to be verified that the peak inductor current in normal operation does not exceed the minimum adjusted POCP threshold:

$$\frac{I_{OUT(MAX)}}{N} + \frac{I_{RIPPLE}}{2} < POCP_{ADJUST(MIN)}$$

where:

$POCP_{ADJUST(MIN)}$  = Minimum adjusted POCP threshold, calculated with minimum value of the POCP threshold

### Output Capacitor Selection

One major factor in determining the total required output capacitance is the output voltage ripple. To meet the output voltage ripple requirement, the minimum output capacitance ( $C_{OUT}$ ) should satisfy the following equation:

$$C_{OUT} \geq \frac{I_{RIPPLE}}{8 \times N \times f_{SW} \times (V_{OUTRIPPLE} - ESR \times I_{RIPPLE})}$$

where:

$V_{OUTRIPPLE}$  = Maximum allowed output voltage ripple

ESR = ESR of output capacitors

The other important factors in determining the total required output capacitance are the maximum allowable output voltage overshoot and undershoot during load transients. For a given loading or unloading current step, the minimum required output capacitance should also satisfy the following equation:

$$C_{OUT} \geq \max \left\{ \frac{\left( \frac{\Delta I}{N} + \frac{I_{RIPPLE}}{2} \right)^2 \times L}{2 \times \Delta V_{OUT} \times (V_{DDH} - V_{OUT})}, \frac{\left( \frac{\Delta I}{N} + \frac{I_{RIPPLE}}{2} \right)^2 \times L}{2 \times \Delta V_{OUT} \times V_{OUT}} \right\}$$

where:

$\Delta I$  = Loading or unloading current step

$\Delta V_{OUT}$  = Maximum allowed output voltage undershoot or overshoot

### Input Capacitor Selection

The selection of input capacitance is determined by the requirement of input voltage ripple. The minimum required input capacitance ( $C_{IN}$ ) is estimated by the following equation:

$$C_{IN} \geq \frac{I_{OUT(MAX)} \times V_{OUT}}{N \times f_{SW} \times V_{DDH} \times V_{INPP}}$$

where:

$V_{INPP}$  = Peak-to-peak input voltage ripple

In addition to the minimum required input capacitance, it is recommended to also place two pieces of 3.3nF and one 1μF next to each of the  $V_{DDH\_}$  pin for high-frequency decoupling, to suppress the high-frequency switching noises.

### Voltage Loop Gain

For stability purposes, it is recommended that the voltage loop bandwidth (BW) be lower than 1/5 of the switching frequency. Consider the case of using MLCC output capacitors that have nearly ideal impedance characteristics in the frequency range of interest with negligible ESR and ESL. The voltage loop BW can be estimated by the following equation:

$$BW = \frac{N \times \frac{R_{FB2}}{R_{FB2} + R_{FB1}} \times \frac{R_{VGA}}{10k\Omega}}{2\pi \times 4m\Omega \times C_{OUT}}$$

where:


$R_{VGA}$  = Voltage loop gain resistance, set by the scenario selected ([Table 5](#))

## PCB Layout Guidelines

The following guidelines help when designing a printed circuit board for the MAX20860A:


- For electrical and thermal reasons, the second layer from the top and bottom of the PCB should be reserved for power ground (PGND) planes.
- The input decoupling capacitor should be located the closest to the IC and no more than 40mils from the  $V_{DDH\_}$  pins.
- The  $V_{CC}$  decoupling capacitors should be connected to PGND and placed as close as possible to the  $V_{CC\_}$  pins.
- An analog ground copper polygon or island should be used to connect all analog control-signal grounds. This “quiet” analog ground copper polygon or island should be connected to the PGND through a single connection close to the AGND pin. The analog ground can be used as a shield and ground reference for the control signals. The DGND pin should also be connected to this analog ground copper polygon.
- The AVDD decoupling capacitors should be connected to AGND and placed as close as possible to the AVDD pin.
- The DVDD decoupling capacitors should be connected to DGND and placed as close as possible to the DVDD pin.
- The boost capacitors should be placed as close as possible to the  $LX\_$  and  $BST\_$  pins, on the same side of the PCB with the IC.
- The feedback resistor-divider and optional external compensation network should be placed close to the IC to minimize the noise injection.
- Output voltage should be sensed with differential remote sense lines routed directly from an output capacitor from the load point, shielded by ground plane and be kept away from switching nodes and the inductors.
- Sensitive signals traces including SCL, SDA, ALERTB, SYNC\_IN, SYNC\_OUT, PWM\_, CS\_, and TS\_FAULTB should be routed away from the noisy switching nodes and the inductors. It is recommended that these signals are shielded by ground planes.
- The high-speed AVSBus communication lines AVS\_CLK, AVS\_SDI, and AVS\_SDO should be routed in parallel to have matched impedance, away from the noisy switching nodes and the inductors. It is recommended that these signals are shielded by ground planes. To ensure optimal noise immunity, it is recommended to place pull-up and pull-down resistors on AVS\_CLK, AVS\_SDI, and AVS\_SDO close to the IC, connecting them to AVS\_VDDIO and AVS\_DGND, respectively. The paralleling resistance of the pull-up and the pull-down resistors should match the source impedance.
- Multiple vias are recommended for all paths that carry high currents and for heat dissipation.
- The input capacitors and output inductors should be placed near the IC and the traces to the components should be kept as short and wide as possible to minimize parasitic inductance and resistance.

## Typical Application Circuits




## CONFIGURATION

VOUT = 0.80V  
PHASE COUNT = 4  
IOUT = 120A  
POCP = 40A PER PHASE  
SCENARIO A



### OPTIONAL EXTERNAL POWER-STAGE FOR THE FORTH PHASE



## Ordering Information

PART NUMBER	TEMP RANGE	PIN-PACKAGE
MAX20860AAFX+	-40°C to +125°C	36 FC2QFN
MAX20860AAFX+T	-40°C to +125°C	36 FC2QFN

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

**Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	3/25	Initial release	—

