

MAX20830

General Description

The MAX20830/MAX20830T are fully integrated, highly efficient, step-down DC-DC switching regulators with a PMBus interface. The devices operate from 2.7V to 16V input supplies, and the output can be adjusted from 0.4V to 5.8V, delivering up to 30A of load current.

The switching frequency of these devices can be configured from 500kHz to 2MHz to provide the capability of optimizing the design in terms of size and performance.

The MAX20830/MAX20830T utilize fixed frequency, current-mode control with internal compensation. The ICs feature a selectable advanced modulation scheme (AMS) to provide improved performance during fast load transients. Operation settings and configurable features can be selected by connecting pin-strap resistors from the PGM_ pins to ground or using PMBus commands.

The MAX20830/MAX20830T have an internal 1.8V LDO output to power the gate drives (V_{CC}) and internal circuitry (AVDD). The devices also have an optional LDO input pin (LDOIN), allowing connection from a 2.5V to 5.5V bias input supply for optimized efficiency.

The IC has multiple protections including positive and negative overcurrent protection, output overvoltage protection, and overtemperature protection to ensure robust design.

The devices are available in a 4.3mm x 6.55mm FC2QFN package that supports -40°C to +125°C junction temperature operation. The MAX20830/MAX20830T's package footprint is compatible with the MAX20840T, MAX20815, and MAX20810.

Applications

- Data Center Power
- · Communications Equipment
- Networking Equipment
- Servers and Storage
- Point-of-Load Voltage Regulators

Ordering Information appears at end of data sheet.


Benefits and Features

- High Power Density with Low Component Count
 - Compact 4.3mm x 6.55mm, 16-Pin FC2QFN Package
 - Internal Compensation
 - Single-Supply Operation with Integrated LDO for Bias Generation
- Wide Operating Range
 - · 2.7V to 16V Input Voltage Range
 - 0.4V to 5.8V Output Voltage Range
 - 500kHz to 2MHz Configurable Switching Frequency
 - -40°C to +125°C Junction Temperature Range
- Optimized Performance and Efficiency
 - 94.5% Peak Efficiency with V_{DDH} = 12V and V_{OUT} = 1.8V
 - High Efficiency with Optional External Bias Input Supply
 - · AMS to Improve Load-Transient Response
 - · Differential Remote Sense
- PMBus Interface
 - Adaptive Voltage Scaling of 0.4V to 0.8V Reference Range
 - PMBus Telemetry of Output Current, Output Voltage, Input Voltage, and Junction Temperature

DESCRIPTION	CURRENT RATING* (A)	INPUT VOLTAGE (V)	OUTPUT VOLTAGE (V)
Electrical Rating	30	2.7 to 16	0.4 to 5.8
Thermal Rating T _A = +55°C,	30	12	1.8
200LFM air flow			
Thermal Rating T _A = +85°C, no	28	12	0.8
air flow			

*Maximum T_J = +125°C. For specific operating conditions, see the Safe Operating Area (SOA) curves in the *Typical Operating Characteristics* section.

Simplified Application Circuit



Absolute Maximum Ratings

V _{DDH} to PGND (<u>Note 1</u>)	-0.3V to +19V
LX to PGND (DC)	0.3V to +19V
LX to PGND (AC) (<u>Note 2</u>)	10V to +23V
(<u>Note 3</u>)	10V to +25V
V _{DDH} to LX (DC) (<u>Note 1</u>)	0.3V to +19V
V _{DDH} to LX (AC) (<u>Note 2</u>)	10V to +23V
(<u>Note 3</u>)	10V to +25V
BST to PGND (DC)	0.3V to +21.5V
BST to PGND (AC) (Note 2)	7V to +25.5V
(<u>Note 3</u>)	7V to +27.5V
BST to LX	0.3V to +2.5V
PGND to AGND	-0.3V to +0.3V

V _{CC} to PGND	0.3V to +2.5V
AVDD to AGND	0.3V to +2.5V
LDOIN to AGND	0.3V to +6V
EN, PGOOD, CLK, DATA to AGND	0.3V to +4V
SNSP to AGND	0.3V to AVDD+0.3V
SNSN to AGND	0.3V to +0.3V
SNSN to AGND	0.3V to +0.3V
PGM0, PGM1 to AGND	0.3V to AVDD+0.3V
Peak LX Current	42A to +62A
Junction Temperature (T _J)	+150°C
Storage Temperature Range	65°C to +150°C
Peak Reflow Temperature Lead-Free	+260°C

- **Note 1:** Input HF capacitors placed not more than 40 mils away from the V_{DDH} pin are required to keep inductive voltage spikes within Absolute Maximum limits.
- Note 2: AC is limited to 25ns per cycle.
- Note 3: AC is limited to 2ns per cycle.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

16 FC2QFN

Part Number	MAX20830 (open top)	MAX20830T (closed top)
Package Code	F164A6F+1	F164A6F+2
Outline Number	<u>21-100432</u>	<u>21-100528</u>
Land Pattern Number	<u>90-100156</u>	<u>90-100191</u>
Thermal Resistance		
Junction to Ambient (θ_{JA})	42.4°C/W	44.3°C/W
Junction to Case (θ _{JC})	0.33°C/W	7.5°C/W
Junction to Ambient (θ _{JA}) on MAX20830EVKIT# (no heat sink, no	14.0°C/W	14.6°C/W
airflow)		

For the latest package outline information and land patterns (footprints), go to the www.analog.com/en/resources/packaging-quality-symbols-footprints/package-index.html on the Analog Devices website. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, Refer to www.analog.com/en/resources/technical-articles/thermal-characterization-of-ic-packages.html.

Electrical Characteristics

(See <u>Typical Application Circuits</u>. $V_{DDH} = 12V$, $V_{LDOIN} = 3.3V$, $T_A = T_J = -40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted. Specifications are production tested at $T_A = +32^{\circ}C$; limits within the operating temperature range are guaranteed by design and characterization.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
INPUT SUPPLY							
Input Voltage Range	V _{DDH}		2.7		16	V	
		V _{LDOIN} = 3.3V, EN = AGND		0.12			
Input Supply Current	I_{VDDH}	V _{LDOIN} = AGND, EN = AGND		6.5		mA	
Linear Regulator Input Voltage	V _{LDOIN}		2.5		5.5	V	
Linear Regulator Input Current	I _{LDOIN}	EN = AGND		6.4		mA	
Internal LDO Regulated Output	V _{CC}		1.71		1.95	V	
		V _{LDOIN} = AGND	114	175			
Linear Regulator		V _{LDOIN} = 5V	137	230		mA	
Current Limit		V _{CC} < 1.6V		30			
AVDD Undervoltage Lockout	AVDD	Rising	1.65	1.67	1.70	V	
AVDD Undervoltage Lockout Hysteresis				55		mV	
V _{DDH} Undervoltage Lockout	V_{DDH}	Rising	2.4	2.5	2.6	V	
V _{DDH} Undervoltage Lockout Hysteresis				100		mV	
V _{DDH} Overvoltage Lockout	V _{DDH}	Rising (Note 4)	17.3	17.8	18.3	V	
V _{DDH} Overvoltage Lockout Hysteresis				500		mV	
LDOIN Undervoltage Lockout	V _{LDOIN}	Rising	2.26	2.33	2.40	V	
LDOIN Undervoltage Lockout Hysteresis				100		mV	
OUTPUT VOLTAGE RAN	GE AND ACCU	JRACY					
		V _{REF} = 0.5V	-0.6		+0.6		
Feedback Voltage	V _{SNSP} -	V _{REF} = 0.4V to 0.8V	-1		+1	0/	
Accuracy	V _{SNSN}	$V_{REF} = 0.4V \text{ to } 0.8V, T_A = T_J = 0^{\circ}\text{C to} +85^{\circ}\text{C}$	-0.64		+0.64	_ %	
Positive Voltage Sense Leakage Current	I _{SNSP}		-2		+2	μΑ	
Negative Voltage Sense Input Range	V _{SNSN}		-100		+100	mV	
Negative Voltage Sense Bias Current	Isnsn			310	550	μA	
SWITCHING FREQUENC	Υ						
				500			
	r			600]	
Switching Frequency	$f_{\sf SW}$			750		kHz	
				1000		1	

(See <u>Typical Application Circuits</u>. $V_{DDH} = 12V$, $V_{LDOIN} = 3.3V$, $T_A = T_J = -40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted. Specifications are production tested at $T_A = +32^{\circ}C$; limits within the operating temperature range are guaranteed by design and characterization.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
				1200		
				2000		
		(<u>Note 4</u>)		1500		
Switching Frequency Accuracy			-10		+10	%
Minimum Controllable		Inductor valley current ≤ 0A (<u>Note 5</u>)			50	200
On-Time		Inductor valley current > 0A (<u>Note 5</u>)			45	ns
Minimum Controllable Off-Time				100		ns
ENABLE AND STARTUR	•					
Initialization Time	t _{INIT}			800		μs
EN Threshold		Rising	0.9			V
ENTINESHOID		Falling			0.6	V
EN Filtoring Dolov		Rising		250		
EN Filtering Delay		Falling		2		μs
Coff Ctartum Clave Data		V _{SNSP} - V _{SNSN}		0.5		\
Soft Startup Slew Rate		V _{SNSP} – V _{SNSN} (<u>Note 4</u>)		0.167		V/ms
POWER-GOOD AND FA	ULT PROTECTI	ONS				
PGOOD Output Low		I _{PGOOD} = 4mA			0.4	V
Output Undervoltage (UV) Threshold		V _{REF} = 0.5V	-16	-13	-10	%
Output UV Deglitch Delay				2		μs
Output Overvoltage Protection (OVP) Threshold		V _{REF} = 0.5V	10	13	16	%
Output OVP Threshold Deglitch Delay				2		μs
		Inductor peak current, POCP = 38A	34.2	38.0	41.8	
Protection (POCP)		Inductor peak current, POCP = 33A	29.7	33.0	36.3	
Protection (POCP) Threshold		Inductor peak current, POCP = 28A	25.2	28.0	30.8	A
		Inductor peak current, POCP = 23A	20.5	23.0	25.5	
POCP Deglitch Delay	t _{POCP}			51		ns
Fast Positive Overcurrent Protection (FPOCP) Threshold			46.8	52.0	57.2	А
Negative Overcurrent Protection (NOCP) Threshold to POCP Threshold Ratio				-83		%
NOCP Accuracy			-20		+20	%
BST UVLO Threshold	V _{BST} – V _{LX}	Rising	1.48	1.56	1.64	V
BST UVLO Threshold Hysteresis				52		mV

(See <u>Typical Application Circuits</u>. $V_{DDH} = 12V$, $V_{LDOIN} = 3.3V$, $T_A = T_J = -40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted. Specifications are production tested at $T_A = +32^{\circ}C$; limits within the operating temperature range are guaranteed by design and characterization.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Overtemperature Protection (OTP) Rising Threshold				155		°C
OTP Accuracy				6		%
OTP Hysteresis				20		°C
Hiccup Protection Time		OVP, POCP, or NOCP		20		ms
DISCONTINUOUS CONDI	UCTION MODE	(DCM) OPERATION (Note 4)				•
		POCP = 38A, inductor valley current -1.58				
DCM Comparator		POCP = 33A, inductor valley current		-1.40		_
Threshold to Enter DCM		POCP = 28A, inductor valley current		-1.07		A
		POCP = 23A, inductor valley current		-0.73		
DCM Comparator Threshold to Exit DCM		Inductor valley current		0.63		Α
PMBus INTERFACE						
CLK, DATA Input Logic Low Voltage					0.7	V
CLK, DATA Input Logic High Voltage			1.45			V
CLK, DATA Input Leakage Current			-1		+1	μΑ
DATA Output Logic Low		Sinking 4mA			0.4	V
PMBus Operating Frequency	f _{CLK}				1000	kHz
DATA Hold Time from CLK	t _{HD_DAT}	(<u>Note 5</u>)	0			ns
DATA Setup Time from CLK	^t SU_DAT	(<u>Note 5</u>)	50			ns
CLK High Period	tHIGH	(<u>Note 5</u>)	0.26			μs
CLK Low Period	t _{LOW}	(<u>Note 5</u>)	0.5			μs
PMBus TELEMETRY						
Reading Update Rate		READ_IOUT, READ_VOUT and READ_VIN		1.64		ms
		READ_TEMPERATURE		3.13		
READ_IOUT Range			0		38	Α
DEAD JOLIT Assuracy		I _{OUT} = 0A	-1		+1	_
READ_IOUT Accuracy		0A < I _{OUT} < 38A	-3		+3	Α
READ_VOUT Range		Feedback voltage sensed between SNSP and SNSN		V _{REF} ± 200		mV
READ_VOUT Accuracy		Feedback voltage sensed between SNSP and SNSN	-1.55		+1.55	%
READ_VIN Range			2.3		16	V
READ_VIN Accuracy			-350		+350	mV
READ_TEMPERATURE Range			-40		+150	°C
READ_TEMPERATURE Accuracy				±4		°C

(See <u>Typical Application Circuits</u>. $V_{DDH} = 12V$, $V_{LDOIN} = 3.3V$, $T_A = T_J = -40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted. Specifications are production tested at $T_A = +32^{\circ}C$; limits within the operating temperature range are guaranteed by design and characterization.)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
PROGRAMMING PINS						
PGM_ Pin Resistor Range			0.095		115	kΩ
PGM_ Resistor Accuracy			-1		+1	%


Note 4: Options only selectable by PMBus.


Note 5: Guaranteed by design.

Typical Operating Characteristics


(<u>Typical Application Circuits</u>, tested on MAX20830EVKIT#, V_{DDH} = 12V, f_{SW} = 500kHz, T_A = +25°C, inductor = FP1008R5-R220-R or 744309047 for V_{OUT} > 2.5V, unless otherwise noted.)







Pin Configurations




Pin Descriptions

PIN	NAME	FUNCTION	
1	LX	Switching Node. Connect LX directly to the output inductor.	
2	BST	Bootstrap Pin. Connect a 0.47µF ceramic capacitor from BST to LX.	
3	V _{CC}	Internal 1.8V LDO Output. Connect a 4.7µF or greater ceramic capacitor from V _{CC} to PGND.	
4	LDOIN	Optional 2.5V to 5.5V LDO Input Supply. Leave this pin floating if unused.	
5	AVDD	1.8V Supply for Analog Circuitry. Connect a 2.2Ω to 4.7Ω resistor from AVDD to V_{CC} . Connect a $1\mu F$ or greater ceramic capacitor from AVDD to AGND.	
6	AGND	Analog Ground	
7	PGM0	Program Input. Connect this pin to ground though a programming resistor.	
8	PGM1	Program Input. Connect this pin to ground though a programming resistor.	
9	DATA	PMBus Data	
10	CLK	PMBus Clock	
11	SNSN	Output Voltage Remote Sense Negative Input	
12	SNSP	Output Voltage Remote Sense Positive Input Pin. Connect SNSP to output voltage at the load. A resistive voltage divider can be inserted between the output and SNSP to regulate the output above the reference voltage.	

13	PGOOD	Open-Drain Power-Good Output
14	EN	Output Enable
15	V_{DDH}	Regulator Input Supply
16	PGND	Power Ground

Block Diagram



Detailed Description

Control Architecture

Fixed-Frequency Peak Current Mode Control Loop

The MAX20830/MAX20830T's control loops are based on fixed-frequency, peak current-mode control architecture. A simplified control architecture is shown in *Figure 1*. The loop contains an error amplifier stage, internal voltage loop compensation network, current sense, internal slope compensation, and PWM modulator that generates the PWM signals to drive high-side and low-side MOSFETs. The devices have a default 0.5V feedback reference voltage (V_{REF}). The reference voltage can be adjusted by the PMBus VOUT_COMMAND from 0.4V to 0.8V with 1.95mV resolution (refer to the *MAX20830 PMBus Command Set User Guide*). The difference of V_{REF} and the sensed output voltage is amplified by the first error amplifier. The output voltage (V_{ERR}) is used as the input of the voltage loop compensation network. The output of the compensation network (V_{COMP}) is fed to a PWM comparator with current-sense signal (V_{ISENSE}) and the slope compensation (V_{RAMP}). The output of the PWM comparator is the input of the PWM modulator. The turning on of the high-side MOSFET is aligned with an internal clock. It can either be a fixed-frequency clock or a phase-shifted clock if the advanced modulation scheme (AMS) feature is enabled.




Figure 1. Simplified Control Architecture

Advanced Modulation Scheme (AMS)

The MAX20830/MAX20830T offer a selectable advanced modulation scheme (AMS) to provide improved transient response. AMS provides a significant advantage over conventional fixed-frequency PWM schemes. Enabling the AMS feature allows for modulation at both leading and trailing edges, which result a temporary increase or decrease of the switching frequency during large load transients. *Figure 2* shows the scheme to include leading-edge modulation to the traditional trailing-edge modulation when AMS is enabled in the devices. The modulation scheme allows turn-on and turn-off with minimal delay. Because the total inductor current increases very quickly, satisfying the load demand, the current drawn from output capacitors is reduced. With AMS enabled, the system closed-loop bandwidth can be extended without phase-margin penalty. As a result, the output capacitance can be minimized.




Figure 2. AMS Operation

Discontinuous Conduction Mode (DCM) Operation

Discontinuous conduction mode (DCM) operation is an optional feature to improve light load efficiency. The devices have a DCM current detection comparator to monitor the inductor valley current while operating in continuous conduction mode (CCM). At light load, if the inductor valley current is below the DCM comparator threshold for 56 consecutive cycles, the devices transition seamlessly to DCM. Once in DCM, the switching frequency decreases as load decreases. The devices transition back to CCM operation as soon as the inductor valley current is higher than 0A.

For the MAX20830/MAX20830T, DCM is disabled by default, but it can be enabled by the PMBus MFR_PINSTRAP command (refer to the <u>MAX20830 PMBus Command Set User Guide</u>).

Internal Linear Regulator

The devices contain an internal 1.8V linear regulator (LDO). The 1.8V LDO output voltage on V_{CC} is derived from the V_{DDH} pin by default. To improve efficiency, an optional 2.5V to 5.5V bias input supply can be applied on the LDOIN pin so that the 1.8V voltage on V_{CC} is converted from the LDOIN pin instead. The optional LDOIN bias input supply can be applied or removed anytime during regulation without affecting operation.

The 1.8V voltage on the V_{CC} pin supplies the current to the MOSFET drivers. A decoupling capacitor of at least 4.7 μ F must be connected between V_{CC} and PGND. The AVDD pin of the devices also requires a 1.8V supply to power the device's internal analog circuitry. A 2.2 Ω to 4.7 Ω resistor must be connected between AVDD and V_{CC} . A 1 μ F or greater decoupling capacitor must be used between AVDD and AGND.

Startup and Shutdown

The startup and shutdown timing is shown in <u>Figure 3</u>. When the AVDD pin voltage is above its rising UVLO threshold, the devices go through an initialization procedure. Configuration settings on the PGM_ pins are read. Once initialization is complete, the devices detect V_{DDH} and EN status. When both are above their rising thresholds, the soft startup begins, and switching is enabled. The output voltage of the enabled output starts to ramp up. The soft startup slew rate is by default 0.5V/ms (referring to the feedback voltage V_{SNSP} - V_{SNSN}). Users can select a 0.167mV/ms option with the PMBus MFR_SCENARIO_1 command (refer to the <u>MAX20830 PMBus Command Set User Guide</u>). If there are no faults, the open-drain PGOOD pin is released from being held low after the soft startup ramp is complete. The devices support smooth startup with the output prebiased.

During operation, if either V_{DDH} UVLO or EN falls below its threshold, switching is stopped immediately. The output voltage is discharged by the load current.

When PMBus is used, the hardware EN signal can be bypassed by the OPERATION command when the ON_OFF_CONFIG command is programmed to select certain configurations. Refer to the <u>MAX20830 PMBus Command</u> Set User Guide for more details.




Figure 3. Startup and Shutdown Timing

Fault Handling

Input Undervoltage and Overvoltage Lockout (VDDH UVLO, VDDH OVLO)

The MAX20830/MAX20830T internally monitor the V_{DDH} voltage level. When the input supply voltage is below the V_{DDH} UVLO threshold, the devices stop switching and drives the PGOOD pin low. The devices restart after 20ms if the UVLO status is cleared. See the *Startup and Shutdown* section for the startup sequence.

The overvoltage lockout (OVLO) is by default disabled and can be enabled by the PMBus MFR_SCENARIO_1 command (refer to the <u>MAX20830 PMBus Command Set User Guide</u>). If V_{DDH} OVLO is enabled, when the input supply is above its V_{DDH} OVLO threshold, the devices stop switching and drives the PGOOD pin low. The devices restart after 20ms if the OVLO status is cleared. See the <u>Startup and Shutdown</u> section for the startup sequence.

Output Overvoltage Protection (OVP)

The feedback voltage of $V_{SNSP} - V_{SNSN}$ is monitored for output overvoltage once the soft startup ramp is complete. If the feedback voltage is above the OVP threshold beyond the OVP deglitch filtering delay, the devices stop switching and drive the PGOOD pin low. The devices restart after 20ms if the OVP status is cleared.

Positive Overcurrent Protection (POCP) and Fast Positive Overcurrent Protection (FPOCP)

The device's peak current mode control architecture provides inherent current limiting and short-circuit protection. The inductor current is continuously monitored while switching. The inductor peak current is limit on a cycle-by-cycle basis. In each switching cycle, once the sensed inductor current exceeds the POCP threshold, the devices turn off the high-side MOSFET and turn on the low-side MOSFET to allow the inductor current to be discharged by output voltage. An up-down counter is used to accumulate the number of consecutive POCP events each switching cycle. If the counter exceeds 1024, the devices stop switching and drives the PGOOD pin low. POCP is a hiccup protection and the devices restart after 20ms.

The MAX20830/MAX20830T offer four POCP thresholds (38A, 33A, 28A, and 23A), which can be selected by the PGM0 pin (see the <u>Pin-Strap Programmability</u> section). Due to POCP deglitch delay, for a specific application use case, the actual POCP threshold should be higher (see the <u>Output Inductor Selection</u> section).

Besides the current-limiting POCP, the devices also feature an FPOCP, which is intended to protect extreme overcurrent conditions including inductor short or saturation. The FPOCP has a threshold of 52A. Once the sensed inductor current exceeds the FPOCP threshold, the devices stop switching, drive the PGOOD pin low, and latch the device. It requires cycling power to clear the latched FPOCP fault and resume operation.

Negative Overcurrent Protection (NOCP)

The devices also have negative overcurrent protection against inductor valley current. The NOCP threshold is -83% of the POCP threshold. In each switching cycle, once the sensed inductor current exceeds the NOCP threshold, the devices turn off the low-side MOSFET and turn on the high-side MOSFET for a fixed 180ns time to allow the inductor current to be charged by input voltage. Same as POCP, an up-down counter is used to accumulate the number of consecutive NOCP events. If the counter exceeds 1024, the devices stop switching and drive the PGOOD pin low. NOCP is a hiccup protection, and the devices restart after 20ms.

Bootstrap Voltage Undervoltage (BST UVLO)

A 0.47µF capacitor is required to be connected between the BST pin and LX pin. The BST-to-LX differential voltage holds the gate drive supply for the high-side MOSFET. Once this voltage falls below the BST UVLO threshold, the devices stop switching and drive the PGOOD pin low. The devices restart after 20ms if the BST UVLO status is cleared.

Overtemperature Protection (OTP)

The overtemperature protection threshold is +155°C with 20°C hysteresis. If the junction temperature reaches OTP threshold during operation, the devices stop switching and drives the PGOOD pin low. The devices restart after 20ms if the OTP status is cleared.

Pin-Strap Programmability

The MAX20830/MAX20830T have two program pins (PGM0 and PGM1) to set some of the key configurations of the device. The PGM_ values are read during startup initialization. PGM0 and PGM1 each have 32 detection levels. A pin-strap resistor is connected from a PGM_ pin to AGND to select one of the 32 codes. PGM0 is used to select the POCP

level and PMBus address. PGM1 is used to select the switching frequency and predefined scenario, which are defined in <u>Table 2</u>.

Table 1. PGM0 POCP and PMBus Address Selections

PGM0	R _{PGM0}	POCP	PMBus ADDRESS
CODES	(Ω)	(A)	FMBus ADDRESS
0	95.3		0x30h
1	200		0x31h
2	309		0x32h
3	422	20	0x33h
4	536	38	0x34h
5	649		0x35h
6	768		0x36h
7	909		0x37h
8	1050		0x30h
9	1210		0x31h
10	1400		0x32h
11	1620	20	0x33h
12	1870	33	0x34h
13	2150		0x35h
14	2490		0x36h
15	2870		0x37h
16	3740		0x30h
17	8060		0x31h
18	12400		0x32h
19	16900	20	0x33h
20	21500	28	0x34h
21	26100		0x35h
22	30900		0x36h
23	36500		0x37h
24	42200		0x30h
25	48700		0x31h
26	56200		0x32h
27	64900	22	0x33h
28	75000	23	0x34h
29	86600		0x35h
30	100000		0x36h
31	115000		0x37h

Table 2. PGM1 Switching Frequency and Scenario Selection

PGM1 CODES	R _{PGM1} (Ω)	SWITCHING FREQUENCY (kHz)	SCENARIO
0	95.3		Α
1	200		В
2	309	500	С
3	422		D
4	536		E
5	649		F
6	768		Α
7	909		В
8	1050	600	С
9	1210		D
10	1400		E

11	1620		F
12	1870		Α
13	2150		В
14	2490	750	С
15	2870	750	D
16	3740		E
17	8060		F
18	12400		Α
19	16900		В
20	21500	1000	С
21	26100		D
22	30900		E
23	36500		F
24	42200		Α
25	48700		В
26	56200	4000	С
27	64900	1200	D
28	75000		E
29	86600		F
30	100000	2000	Α
31	115000	2000	В

The MAX20830/MAX20830T have six predefined scenarios, as summarized in <u>Table 3</u>, which can be selected by a pin-strap resistor connected from the PGM1 pin to AGND. See the <u>Voltage Loop Gain</u> section for information about how to select the voltage loop gain resistance (R_{VGA}) for optimized control loop performance. For each scenario, the AMS option can also be selected.

Table 3. Predefined Scenarios

SCENARIO	R _{VGA} (kΩ)	AMS OPTION	VOLTAGE LOOP ZERO (kHz)
Α	10.1	Disabled	5
В	22.7	Disabled	5
С	10.1	Enabled	7.6
D	15.7	Enabled	7.6
E	22.7	Enabled	7.6
F	26.8	Enabled	7.6

Besides the pin-strap selectable configurations and predefined scenarios, more device configurations can be selected using the PMBus manufacturer-specific device operating configurations commands (refer to the <u>MAX20830 PMBus</u> Command Set User Guide).

PMBus Interface

PMBus is an industry standard that defines a means of communication with power conversion devices. It is comprised of an industry-standard SMBus serial interface and the PMBus command language. The MAX20830/MAX20830T support PMBus interface communication with a host (controller) device. The device PMBus address is selected by a pin-strap resistor connected from the PGM0 pin to AGND (see the <u>Pin-Strap Programmability</u> section). <u>Table 4</u> shows the supported PMBus commands. For the detailed PMBus command definition, refer to the <u>MAX20830 PMBus Command Set User Guide</u>.

Table 4. Supported PMBus Commands

COMMAND CODE	COMMAND NAME	DESCRIPTION	TYPE	DATA FORMAT	FACTORY VALUE
0x01	OPERATION	Output enable/disable	R/W Byte	Bit field	0x80
0x02	ON_OFF_CONFIG	EN pin and PMBus OPERATION command setting	R/W Byte	Bit field	0x1F
0x03	CLEAR_FAULTS	Clear any fault bits that have been set.	Send Byte		N/A
0x10	WRITE_PROTECT	Level of protection provided by the device against accidental changes	R/W Byte	Bit field	0x20
0x19	CAPABILITY	Summary of PMBus optional communication protocols supported by this device	R Byte	Bit field	0xC0
0x20	VOUT_MODE	Output voltage data format and mantissa exponent	R Byte	Bit field	0x17
0x21	VOUT_COMMAND	Feedback reference voltage setpoint	R/W Word	ULINEAR16	0x0100
0x24	VOUT_MAX	Upper limit of reference voltage setpoint	R/W Word	ULINEAR16	0x019A
0x78	STATUS_BYTE	1-byte summary of the unit's fault condition	R Byte	Bit field	N/A
0x79	STATUS_WORD	2-byte summary of the unit's fault condition	R Word	Bit field	N/A
0x7A	STATUS_VOUT	Output voltage fault and warning status	R Byte	Bit field	N/A
0x7B	STATUS_IOUT	Output current fault and warning status	R Byte	Bit field	N/A
0x7C	STATUS_INPUT	Input voltage fault and warning status	R Byte	Bit field	N/A
0x7D	STATUS_TEMPERATURE	IC junction temperature fault and warning status	R Byte	Bit field	N/A
0x7E	STATUS_CML	Communication fault and warning status	R Byte	Bit field	N/A
0x80	STATUS_MFR_SPECIFIC	Manufacturer-specific fault and warning status	R Byte	Bit field	N/A
0x88	READ_VIN	Input voltage telemetry	R Word	LINEAR11	N/A
0x8B	READ_VOUT	Feedback voltage telemetry	R Word	ULINEAR16	N/A
0x8C	READ_IOUT	Output current telemetry	R Word	LINEAR11	N/A
0x8D	READ_TEMPERATURE_1	IC junction temperature telemetry	R Word	LINEAR11	N/A
0xAD	IC_DEVICE_ID	Device root part number	R Block	ASCII	"MAX20830"
0xAE	IC_DEVICE_REV	Device revision code	R Block	ASCII	N/A
0xD0	MFR_PINSTRAP	Manufacturer-specific device operating configurations	R/W Byte	Bit field	N/A
0xD1	MFR_SCENARIO_0	Manufacturer-specific device operating configurations	R/W Byte	Bit field	N/A
0xD2	MFR_SCENARIO_1	Manufacturer-specific device operating configurations	R/W Byte	Bit field	N/A
0xD3	MFR_SCENARIO_2	Manufacturer-specific device operating configurations	R/W Byte	Bit field	N/A

Reference Design Procedure

Output Voltage Sensing

The MAX20830/MAX20830T have a default 0.5V feedback reference voltage (V_{REF}). The reference voltage can be adjusted by the PMBus VOUT_COMMAND from 0.4V to 0.8V with 1.95mV resolution (refer to the <u>MAX20830 PMBus Command Set User Guide</u>). When the desired output voltage is higher than V_{REF} , it is required to use resistor-dividers V_{REF} and V_{REF} and V_{REF} to sense the output voltage (see the <u>Simplified Application Circuit</u>). It is recommended that the V_{REF} value does not exceed 2.5k V_{REF} . The resistor-divider ratio is given by the following equation:

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R_{FB1}}{R_{FB2}}\right)$$

where:

V_{OUT} = Output voltage

V_{RFF} = Reference voltage

R_{FB1} = Top divider resistor

RFB2 = Bottom divider resistor

Switching Frequency Selection

The MAX20830/MAX20830T offer a wide range of selectable switching frequencies from 500kHz to 2MHz. The selection of switching frequencies can be optimized for different applications. Higher switching frequencies are recommended for applications prioritizing solution size, so that the value and size of output LC filter can be reduced. Lower switching frequencies are recommended for applications prioritizing efficiency and thermal dissipation due to reduced switching losses. It is required that the frequency be selected so that the minimum controllable on-time and minimum controllable off-time are not violated. The maximum recommended switching frequency is calculated by the following equation:

$$f_{\text{SW(MAX)}} = \text{MIN}\left\{ \frac{V_{\text{OUT}}}{t_{\text{ON(MIN)}} \times V_{\text{DDH(MAX)}}}, \frac{V_{\text{DDH(MIN)}} - V_{\text{OUT}}}{t_{\text{OFF(MIN)}} \times V_{\text{DDH(MIN)}}} \right\}$$

where:

f_{SW(MAX)} = Maximum selectable switching frequency

V_{DDH(MAX)} = Maximum input voltage

V_{DDH(MIN)} = Minimum input voltage

t_{ON(MIN)} = Minimum controllable on-time

t_{OFF(MIN)} = Minimum controllable off-time

The MAX20830/MAX20830T have an internal slope compensation applied to the current loop during on-time to guarantee stability and improve noise immunity. To avoid the slope compensation saturating the current loop, it is required that the maximum on-time be limited by:

$$t_{ON(MAX)} = \frac{5pF\left[800mV - \left(I_{OUT(MAX)} \right. + \frac{I_{RIPPLE}}{2}\right) \times \frac{1.6\Omega}{125}\right]}{I_{SLOPE}}$$

where:

t_{ON(MAX)} = Maximum on-time of the high-side MOSFET

I_{OUT(MAX)} = Maximum load current

IRIPPLE = Inductor current ripple peak-to-peak value

I_{SLOPE} = Internal slope compensation amplitude. The default value is 3.78μA and the value can be adjusted by the PMBus MFR SCENARIO 0 command (refer to the *MAX20830 PMBus Command Set User Guide*).

The minimum recommended switching frequency is calculated by the following equation:

$$f_{SW(MIN)} \; = \; \frac{V_{OUT}}{t_{ON(MAX)} \times V_{DDH(MIN)}} \label{eq:fSW}$$

where:

f_{SW(MIN)} = Minimum selectable switching frequency

Due to system noise injection, even at steady-state operation, typically the LX rising and falling edges would have some random jittering noise. The selection of the switching frequency f_{SW} should consider the jittering and be higher than $f_{SW(MIN)}$ and lower than $f_{SW(MAX)}$. To improve the LX jittering, it is recommended to use smaller inductor values and lower voltage loop gain to minimize the noise sensitivity.

Output Inductor Selection

The output inductor has an important influence on the overall size, cost, and efficiency of the voltage regulator. Since the inductor is typically one of the larger components in the system, a minimum inductor value is particularly important in space-constrained applications. Smaller inductor values also permit faster transient response, thus reducing the amount of output capacitance needed to maintain transient tolerance. Typically, the output inductor is selected so that the inductor current ripple is 20% to 40% of the maximum load current for optimized performance. To improve current loop noise immunity, it is recommended that the inductor current ripple is at least 5A. The inductor value is calculated by the following equation:

$$L = \frac{V_{OUT}(V_{DDH} - V_{OUT})}{V_{DDH} \times I_{RIPPLE} \times f_{SW}}$$

where:

V_{DDH} = Input voltage

IRIPPI F = Inductor current ripple peak-to-peak value

The inductor should also be selected so that a maximum load current delivery can be guaranteed by the selected POCP threshold. The MAX20830/MAX20830T offer four POCP thresholds (38A, 33A, 28A, and 23A), which can be selected by the PGM0 pin (see the *Pin-Strap Programmability* section). Due to deglitch delay from the POCP comparator tripping to the high-side MOSFET turning off, for a specific application use case, the adjusted POCP threshold should take into consideration the inductor value, input voltage, and output voltage, which can be calculated by the following equation:

$$POCP_{ADJUST} = POCP + \frac{(V_{DDH} - V_{OUT}) \times t_{POCP}}{L}$$

where:

POCPADJUST = Adjusted POCP threshold

POCP = POCP level specified in the Electrical Characteristics table

tPOCP = POCP deglitch delay (51ns, typ)

It needs to be verified that the peak inductor current in normal operation does not exceed the minimum adjusted POCP threshold:

$$I_{OUT(MAX)} + \frac{I_{RIPPLE}}{2} < POCP_{ADJUST(MIN)}$$

where:

POCP_{ADJUST(MIN)} = Minimum adjusted POCP threshold, calculated with minimum value of the POCP threshold

Output Capacitor Selection

One major factor in determining the total required output capacitance is the output voltage ripple. To meet the output voltage ripple requirement, the minimum output capacitance should satisfy the following equation:

$$C_{OUT} \ge \frac{I_{RIPPLE}}{8 \times f_{SW} \times (V_{OUTRIPPLE} - ESR \times I_{RIPPLE})}$$

where:

V_{OUTRIPPLE} = Maximum allowed output voltage ripple

ESR = ESR of output capacitors

The other important factors in determining the total required output capacitance are the maximum allowable output voltage overshoot and undershoot during load transients. For a given loading or unloading current step, the minimum required output capacitance should also satisfy the following equation:

$$C_{OUT} \geq MAX \left\{ \frac{\left(\Delta I + \frac{I_{RIPPLE}}{2}\right)^2 \times L}{2 \times \Delta V_{OUT} \times (V_{DDH} - V_{OUT})}, \frac{\left(\Delta I + \frac{I_{RIPPLE}}{2}\right)^2 \times L}{2 \times \Delta V_{OUT} \times V_{OUT}} \right\}$$

where:

C_{OUT} = Output capacitance

△I = Loading or unloading current step

△V_{OUT} = Maximum allowed output voltage undershoot or overshoot

Input Capacitor Selection

The selection of input capacitance is determined by the requirement of input voltage ripple. The minimum required input capacitance is estimated by the following equation:

$$C_{\text{IN}} \geq \frac{I_{\text{OUT}(\text{MAX})} \times V_{\text{OUT}}}{f_{\text{SW}} \times V_{\text{DDH}} \times V_{\text{INPP}}}$$

where:

C_{IN} = Input capacitance

V_{INPP} = Peak-to-peak input voltage ripple

Besides the minimum required input capacitance, it is recommended to also place $0.1\mu F$ and $1\mu F$ high-frequency decoupling capacitors next to the V_{DDH} pin to suppress the high-frequency switching noises.

Voltage Loop Gain

For stability purposes, it is recommended that the voltage loop bandwidth (BW) be lower than 1/5 of the switching frequency. Consider the case of using MLCC output capacitors that have nearly ideal impedance characteristics in the frequency range of interest with negligible ESR and ESL. The voltage loop BW can be estimated by the following equation:

$$BW = \frac{R_{FB2}}{R_{FB2} + R_{FB1}} \times \frac{R_{VGA}}{10k\Omega}$$

$$2\pi \times 4m\Omega \times C_{OUT}$$

where

R_{VGA} = Voltage loop gain resistance, set by the scenario selected (<u>Table 3</u>) or the PMBus MFR_SCENARIO_1 command (refer to the <u>MAX20830 PMBus Command Set User Guide</u>)

Typical Reference Designs

See the <u>Typical Application Circuits</u> for an example of a reference schematic. Reference design examples for some common output voltages are shown in *Table 5*.

Table 5. Reference Design Examples


V _{OUT} (V)	I _{OUT} (A)	f _{SW} (kHz)	R _{FB1} (kΩ)	R _{FB2} (kΩ)	PGM0 (Ω)	PGM1 (Ω)	L (nH)	C _{IN}	C _{OUT}
0.8	30	500	1.07	1.78	95.3	200	220	4 × 22μF +1μF +0.1μF	8 × 100µF
0.9	30	500	1.50	1.87	95.3	200	220	4 × 22μF +1μF +0.1μF	8 × 100µF
1.0	30	500	1.00	1.00	95.3	200	220	4 × 22μF +1μF +0.1μF	8 × 100µF
1.2	30	600	1.40	1.00	95.3	1050	220	4 × 22μF +1μF +0.1μF	8 × 100µF
1.8	25	750	2.94	1.13	1050	2490	220	4 × 22µF +1µF +0.1µF	6 × 100µF
3.3	20	750	10.2	1.82	3740	2870	470	4 × 22μF +1μF +0.1μF	6 × 100µF
5.0	15	1000	10.2	1.13	42200	26100	470	4 × 22μF +1μF +0.1μF	4 × 100µF

PCB Layout Guidelines

Good PCB layout and routing are required in high-frequency switching power supplies to achieve proper regulation and stability. Follow these guidelines for good PCB layout:

- For electrical and thermal reasons, the second layer from the top and bottom of the PCB should be reserved for power ground (PGND) planes.
- The input decoupling capacitor should be located the closest to the IC and no more than 40mils from the V_{DDH} pin.
- The V_{CC} decoupling capacitors should be connected to PGND and placed as close as possible to the V_{CC} pin.
- An analog ground copper polygon or island should be used to connect all analog control-signal grounds. This "quiet" analog ground copper polygon or island should be connected to the PGND through a single connection close to the AGND pin. The analog ground can be used as a shield and ground reference for the control signals.
- The AVDD decoupling capacitors should be connected to AGND and placed as close as possible to the AVDD pin.
- The boost capacitors should be placed as close as possible to the LX and BST pins on the same side of the PCB as the IC.
- The feedback resistor-divider and optional external compensation network should be placed close to the IC to minimize noise injection.
- The output voltage should be sensed with differential remote sense lines routed directly from an output capacitor from the load point, shielded by the ground plane, and kept away from the switching node and inductor.
- Multiple vias are recommended for all paths that carry high currents and for heat dissipation.
- The input capacitors and output inductors should be placed near the IC, and the traces to the components should be kept as short and wide as possible to minimize parasitic inductance and resistance.

Typical Application Circuits



Ordering Information

PART NUMBER	TEMP RANGE	PIN-PACKAGE
MAX20830AFE+	-40°C to +125°C	16 FC2QFN (open top)
MAX20830AFE+T	-40°C to +125°C	16 FC2QFN (open top)
MAX20830TAFE+	-40°C to +125°C	16 FC2QFN (closed top)
MAX20830TAFE+T	-40°C to +125°C	16 FC2QFN (closed top)

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	12/23	Initial Release	_
1	1/24	Updated title	All
2	9/25	Updated Absolute Maximum Ratings, Electrical Characteristics, and Detailed Description	3, 5, 14, 23

