

## General Description

The MAX20356 is a highly integrated and programmable power-management solution designed for ultra-low-power wearable applications. It is optimized for size and efficiency to enhance the value of the end product by extending battery life and shrinking the overall solution size. A flexible set of power-optimized voltage regulators including multiple buck converters, a buck-boost converter, and linear regulators provide a high level of integration and the ability to create a fully optimized power architecture. The quiescent current of each regulator is ultra-low to extend battery life in always-on applications.

The MAX20356 includes a complete battery-management solution with battery seal, charger, power path, and fuel gauge. Both thermal management and input protection are built into the charger. The device also includes a factory-programmable button controller with multiple inputs that are customizable to fit specific product user requirements.

A low-noise, 1.5W buck-boost converter provides highly efficient and clean power conversion required for the LEDs used in optical heart-rate systems such as PPG and SPO<sub>2</sub> measurements. The MAX20356 is also equipped with a nano I<sub>Q</sub> fast transient LDO, optimized for use in analog front-end (AFE) sensors. The MAX20356 is configurable through an I<sup>2</sup>C interface that allows for programming various functions and reading the device status, including the ability to read temperature and supply voltages through the monitor multiplexer.

The MAX20356 is available in a 63-bump, 0.5mm pitch, 3.71mm x 4.48mm, wafer-level package (WLP) and operates over the -40°C to +85°C extended temperature range.

## Applications


- Wearable Devices
- IoT

*ModelGauge is a trademark of Maxim Integrated Products, Inc.  
Bluetooth is a registered trademark of Bluetooth SIG, Inc.*

## Benefits and Features

- Extend Time Between Charges
    - 3 x Nano-I<sub>Q</sub>, 400mA Buck Regulators (I<sub>Q</sub> = 400nA typ)
      - 0.500V to 1.130V in 10mV Steps
      - 0.500V to 2.075V in 25mV Steps
      - 0.500V to 3.650V in 50mV Steps
    - 2 x Micro-I<sub>Q</sub> LDO/Load Switches (I<sub>Q</sub> = 1μA typ)
      - 1.71V to 5.5V Input-Voltage Range
      - 100mA Output-Current Capability
      - 0.900V to 4.0V in 100mV Steps
    - Nano-I<sub>Q</sub> Fast Transient LDO (I<sub>Q</sub> = 820nA typ)
      - Optimized for use with Sensor AFEs
      - 1.71V to 5.5V Input-Voltage Range
      - 100mA Output-Current Capability
      - 0.900V to 4.075V in 25mV Steps
    - Nano-I<sub>Q</sub> Real-Time Clock LDO (I<sub>Q</sub> = 200nA typ)
      - Always-On Configurable for RTCs in μC Timers
      - 1.2V [+25mV, +50mV] and 1.8V [+25mV, +50mV]
    - Micro-I<sub>Q</sub> Buck-Boost Regulator (I<sub>Q</sub> = 2μA typ)
      - 1.5W Output
      - 2.6V to 5.5V in 50mV Steps
      - Dynamic Voltage Scaling
    - 3 x Nano-I<sub>Q</sub>, Low On-Resistance Load Switches (I<sub>Q</sub> = 260nA typ)
      - Low 0.25Ω (typ) On-Resistance
      - Short-Circuit Protection
      - Soft-Start Feature
  - Easy-to-Implement Li+ Battery Charging
    - Wide Fast Charge Current Range: 4mA to 500mA
    - +28V/-5.5V Tolerant Input
    - Programmable JEITA Current/Voltage Profiles
    - Programmable Automatic Step-Charging
  - Seamless Interaction with MAX20361 Solar Energy Harvester
  - Multiple-Purpose Control Pins are Provided for Flexible Control
  - Minimize Solution Footprint Through High Integration
    - Programmable Push-Button Controller
    - Programmable Supply Sequencing
    - Battery Seal Shipping Mode
    - On-Chip Voltage/Charge Current Monitor Mux
- [Ordering Information](#) appears at end of data sheet.

## Simplified Block Diagram



## TABLE OF CONTENTS

General Description .....	1
Applications.....	1
Benefits and Features.....	1
Simplified Block Diagram .....	2
Absolute Maximum Ratings .....	8
Package Information .....	8
Electrical Characteristics.....	9
Typical Operating Characteristics .....	26
Pin Configuration .....	45
Pin Description.....	45
Detailed Description .....	48
Power Regulation .....	48
Dynamic Voltage Scaling .....	48
DVS Mode 0 (I <sup>2</sup> C DVS Mode) .....	48
DVS Mode 1 (GPIO DVS Mode).....	48
SPI DVS Mode (DVS Mode 2).....	49
Dedicated DVS Interrupts .....	50
Buck Converter DVS Options .....	51
LDOs.....	51
LDO Output Capacitance Selection .....	51
LDO2 MPC0 Control .....	51
Internal Switchover for LDO1 Always-On Power .....	51
Fast Transient LDO .....	52
RTC LDO .....	52
Load Switches .....	52
Buck-Boost Regulator .....	52
Buck-Boost Inductor Selection .....	52
Buck-Boost Output Capacitor Selection .....	53
Architecture and Switching Phases .....	54
Buck-Boost Mode .....	54
Buck-Only Mode .....	55
Buck-Boost Inductor Peak and Valley Current Limits .....	55
Buck Regulators .....	57
Buck Inductor Selection .....	57
Buck Output Capacitor Selection .....	57
Buck Inductor Peak and Valley Current Limits .....	58
Adjustments to Manipulate Buck Switching Frequency .....	60

Power Switch and Reset Control .....	60
PMIC Power Modes .....	74
Seal Mode.....	74
Off Mode .....	74
On Mode (Versions with HrvEn = 0) .....	74
Battery Recovery (BR) Mode (Versions with HrvEn = 1) .....	74
On Mode (Versions with HrvEn = 1) .....	74
Factory Mode .....	74
Factory Mode 1 .....	74
Factory Mode 2.....	75
Enter/Exit Factory Mode by the PFN_ Push button .....	75
Enter/Exit Factory Mode Through I <sup>2</sup> C .....	75
New Reset/Key Press/Multipress Feature .....	76
Interrupt .....	76
Power Sequencing .....	76
System Load Switch .....	79
Smart Power Selector .....	79
Input Limiter.....	80
Invalid CHGIN Voltage Protection .....	80
CHGIN Input Current Limit.....	80
Thermal Limiting .....	80
Battery Charger .....	80
Battery Charger State Diagram .....	80
Charger-Off State .....	80
Charger Idle State.....	81
Charger Boot State .....	81
Prequal State .....	82
Fast-Charge Current Setting.....	82
Fast-Charge Constant Current CC1 State .....	82
Fast-Charge Constant Current CC2 State .....	83
Step Charging .....	83
Adaptive Battery Charging.....	83
JEITA Monitoring with Charger Control .....	83
Battery or Pack Protector Presence Detection .....	87
Monitor Mux.....	88
Watchdog Timer .....	88
Fuel Gauge.....	88
MAX20361 Harvester Interaction .....	88



Harvester Thermistor Monitoring .....	88
DC-DC/LDO/Load Switch System Faults .....	88
Register Map.....	88
Applications Information.....	177
I2C Interface.....	177
Peripheral Address .....	177
Start, Stop, and Repeated Start Conditions.....	177
Bit Transfer .....	177
Single-Byte Write .....	177
Burst Write .....	178
Single-Byte Read.....	178
Burst Read .....	179
Acknowledge Bits .....	180
I2C Security Functions.....	180
Function Locking.....	180
Default Bits .....	181
Register Defaults .....	185
Typical Application Circuits .....	189
External Sense Resistor Case .....	191
Ordering Information .....	192

## LIST OF FIGURES

Figure 1. DVS Mode 1, GPIO Control .....	49
Figure 2. DVS Mode 2, SPI Timing .....	50
Figure 3. DVS Mode 2, SPI Control .....	50
Figure 4. Single-Byte and Burst-Mode SPI Access .....	50
Figure 5. Buck-Boost Required Minimum Output Capacitance .....	53
Figure 6. Buck-Boost Regulator and Switching Phases .....	54
Figure 7. Buck-Boost Inductor Current in Buck-Boost Mode .....	55
Figure 8. Buck-Boost Inductor Current in Buck-Only Mode .....	55
Figure 9. Minimum BBstIPSet2 Limit for a Given BBstIPSet1 Setting .....	56
Figure 10. Recommended BBstIPSet1 and BBstIPSet2 Settings .....	56
Figure 11. Buck Required Minimum and Maximum Capacitance to Guarantee Stability .....	58
Figure 12. Optimal Peak Current Setting vs. Output Voltage .....	59
Figure 13. PwrRstCfg 0000, 0001 .....	61
Figure 14. PwrRstCfg 0010, 0011 .....	62
Figure 15. PwrRstCfg 0100, 0101 .....	63
Figure 16. PwrRstCfg 0110 .....	64
Figure 17. PwrRstCfg 0111 .....	65
Figure 18. PwrRstCfg 1000 .....	66
Figure 19. PwrRstCfg 1001, 1010 .....	67
Figure 20. PwrRstCfg 1011 .....	68
Figure 21. PwrRstCfg 1100 .....	69
Figure 22. Boot Sequence—Harvester Mode Disabled .....	72
Figure 23. Boot Sequence—Harvester Mode Enabled .....	73
Figure 24. Entering Factory Mode by PFN_ .....	75
Figure 25. Reset via PFN_ .....	76
Figure 26. Power Sequencing—HrvEn = 0 from Off Mode .....	77
Figure 27. Power Sequencing—HrvEn = 1 from BR Mode .....	78
Figure 28. Power Sequencing from Seal Mode .....	79
Figure 29. Battery Charger-State Diagram .....	81
Figure 30. Temperature Monitoring Disabled .....	84
Figure 31. Charging Enabled in Cool and Room Regions .....	85
Figure 32. Charging Enabled in Room and Warm Regions .....	86
Figure 33. Charging Enabled in Cool, Room, and Warm Regions .....	87
Figure 34. I <sup>2</sup> C Interface Timing .....	177
Figure 35. I <sup>2</sup> C Start, Stop, and Repeated Start Conditions .....	177
Figure 36. Single-Byte Write Sequence .....	178
Figure 37. Burst-Write Sequence .....	178
Figure 38. Single-Byte Read Sequence .....	179
Figure 39. Burst-Read Sequence .....	180
Figure 40. Acknowledge Bits .....	180

---

**LIST OF TABLES**

---

Table 1.	DVS Mode 1 Voltage Selection .....	49
Table 2.	LDO2 MPC0 Control .....	51
Table 3.	Recommended Inductors .....	53
Table 4.	Recommended Inductors Buck .....	57
Table 5.	PwrRstCfg Settings .....	70
Table 6.	Device Default Settings .....	181
Table 7.	I <sup>2</sup> C Direct Register Defaults .....	185

## Absolute Maximum Ratings

CHGIN ..... -6.0V to +30.0V  
 CHGIN (factory mode) ..... 0V to +6V  
 SYSBK\_, SYSBB, SYS, CHGOUT, SDA, SCL, IVMON,  $\overline{\text{RST}}$ ,  
 $\overline{\text{INT}}$ , PFN\_, L\_IN, LSW\_IN, BBOUT, BAT ..... -0.3V to +6.0V  
 MPC\_ ..... -0.3V to min(6V,  $V_{\text{BK1OUT}} + 0.3\text{V}$ )  
 THM ..... -0.3V to +2.2V  
 $\overline{\text{ALRT}}$  ..... -0.3V to +17.0V  
 CAP ..... -0.3V to min ( $|V_{\text{CHGIN}}| + 0.3\text{V}$ , +6.0V)  
 VDIG, RTC\_LDO ..... -0.3V to +2.2V  
 BK\_LX, BK\_OUT ..... -0.3V to min (6V,  $V_{\text{SYSBK}} + 0.3\text{V}$ )  
 BBLVLX ..... -0.3V to min (6V,  $V_{\text{SYSBB}} + 0.3\text{V}$ )  
 BBHVLX ..... -0.3V to min ( $V_{\text{BBOUT}} + 0.3\text{V}$ , +6.0V)  
 L\_OUT ..... -0.3V to min (6V,  $V_{\text{L_IN}} + 0.3\text{V}$ )  
 LSW\_OUT ..... -0.3 to min (6V,  $V_{\text{LSW_IN}} + 0.3\text{V}$ )  
 BK\_GND, BBGND, AGND, DGND, GSUB ..... -0.3V to +0.3V  
 RSN/CSN, CSP/FG\_TST, RSP, RSP\_S -0.3V to min (6V,  
 $V_{\text{BAT}} + 0.3\text{V}$ )

Continuous Current into BAT, RSN/CSN, RSP (DC  
 current, 100% utilization) ..... 0.76A  
 Continuous Current into BAT, RSN/CSN, RSP (DC current,  
 10% utilization) ..... 1.7A  
 Continuous Current into RSP\_S ..... -100mA to +100mA  
 Continuous Current into BK\_OUT, BK\_LX, BBLVLX, BBHVLX,  
 BBOUT .....  $\pm 560\text{mA}$   
 Continuous Current into L\_IN, L\_OUT .....  $\pm 250\text{mA}$   
 Continuous Current into LSW\_IN, LSW\_OUT .....  $\pm 140\text{mA}$   
 Continuous Current into SYS, CHGIN, CHGOUT ..... 1.52A  
 Continuous Current into Any Other Terminal .....  $\pm 100\text{mA}$   
 Continuous Power Dissipation (multilayer board) ( $T_A = +70^\circ\text{C}$ ,  
 derate 31.41mW/ $^\circ\text{C}$  above  $+70^\circ\text{C}$ ) ..... 2513mW  
 Operating Temperature Range .....  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$   
 Junction Temperature .....  $+150^\circ\text{C}$   
 Storage Temperature Range .....  $-65^\circ\text{C}$  to  $+150^\circ\text{C}$   
 Soldering Temperature (reflow) .....  $+260^\circ\text{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Package Information

63 WLP

Package Code	W633A4+1
Outline Number	<a href="#">21-100616</a>
Land Pattern Number	Refer to <a href="#">Application Note 1891</a>
Thermal Resistance, Four Layer Board:	
Junction-to-Ambient ( $\theta_{JA}$ )	31.83 $^\circ\text{C/W}$

For the latest package outline information and land patterns (footprints), go to [www.maximintegrated.com/packages](http://www.maximintegrated.com/packages). Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to [www.maximintegrated.com/thermal-tutorial](http://www.maximintegrated.com/thermal-tutorial).

## Electrical Characteristics

( $V_{BAT} = V_{CHGOUT} = V_{SYS\_UVLO}$  (falling) to +4.9V,  $V_{CHGIN}$  = unconnected or  $V_{CHGIN\_DET}$  to  $V_{CHGIN\_OV}$ ,  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}\text{C}$ ,  $V_{BAT} = 3.7\text{V}$ ,  $V_{CHGIN} = 5.0\text{V}$ ,  $C_{CHGIN\_EFF} = 1\mu\text{F}$ ,  $C_{VDIG\_EFF} = 1\mu\text{F}$ ,  $C_{CAP\_EFF} = 1\mu\text{F}$ ,  $C_{SYS\_EFF} = 10\mu\text{F}$ ,  $C_{BAT\_EFF} = 1\mu\text{F}$ ,  $C_{CHGOUT\_EFF} = 0.1\mu\text{F}$ ,  $C_{BK\_OUT\_EFF} = 10\mu\text{F}$ ,  $C_{L\_IN\_EFF} = 1\mu\text{F}$ ,  $C_{L\_OUT\_EFF} = 1\mu\text{F}$ ,  $C_{BBOUT\_EFF} = 10\mu\text{F}$ ,  $L_{BK\_OUT} = 2.2\mu\text{H}$ ,  $L_{BBOUT} = 2.2\mu\text{H}$ . ())

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
GLOBAL SUPPLY CURRENT						
CHGIN Input Current	I <sub>CHGIN</sub>	V <sub>CHGIN</sub> = 5V, on mode, charger enabled, ChgAutoStop = 0, I <sub>CHGOUT</sub> = 0, I <sub>SYS</sub> = 0, THM monitoring disabled, RTC LDO enabled, all other rails disabled		0.54		mA
		Factory mode 1, CHGIN = 5V, all regulators and load switches off		440		μA
		Factory mode 2, CHGIN = 5V, all regulators and load switches off		75.0		
BAT Input Current	I <sub>BAT</sub>	Seal mode, RTC LDO disabled		0.28		μA
		Off mode, RTC LDO enabled, fuel gauge shutdown		1.26		
		Battery recovery (BR) mode, RTC LDO enabled, fuel gauge shutdown		1.51		μA
		V <sub>CHGIN</sub> = 0V, on mode, RTC LDO enabled, all other rails disabled, fuel gauge shutdown		1.67		μA
		V <sub>CHGIN</sub> = 0V, on mode, RTC LDO enabled, Buck1 enabled, fuel gauge shutdown		2.00		
		V <sub>CHGIN</sub> = 0V, on mode, RTC LDO enabled, Buck1 and Buck2 enabled, fuel gauge shutdown		2.30		
		V <sub>CHGIN</sub> = 0V, on mode, RTC LDO enabled, Buck1, Buck2, and Buck3 enabled, fuel gauge shutdown		2.61		
INTERNAL SUPPLIES, UVLOS, AND BAT OCP						
V <sub>CCINT</sub> OTP OK Threshold/Start-Up Voltage	V <sub>CCINT_OTP_OK</sub>	V <sub>CCINT</sub> falling ( <a href="#">Note 2</a> )	2.60	2.90		V
		V <sub>CCINT</sub> rising ( <a href="#">Note 2</a> )		2.92	3.25	
V <sub>DIG</sub> OTP OK Threshold	V <sub>DIG_OTP_OK</sub>	V <sub>DIG</sub> falling	1.41	1.51		V
		V <sub>DIG</sub> rising		1.52	1.62	
V <sub>CCINT</sub> UVLO Threshold (POR)	V <sub>CCINT_UVLO</sub>	V <sub>CCINT</sub> falling ( <a href="#">Note 2</a> )	2.15	2.40	2.7	V
		V <sub>CCINT</sub> rising ( <a href="#">Note 2</a> )	2.2	2.45	2.75	
V <sub>CCINT</sub> UVLO Threshold (POR) Hysteresis	V <sub>CCINT_UVLO_H</sub>	( <a href="#">Note 2</a> )		50		mV
BAT UVLO Threshold	V <sub>BAT_UVLO_R</sub>	V <sub>BAT</sub> rising, valid only when CHGIN is present		2.25	2.28	V
	V <sub>BAT_UVLO_F</sub>	V <sub>BAT</sub> falling, valid only when CHGIN is present	2.16	2.22		
BAT Pull-Down Resistance	R <sub>BAT_PD</sub>	BattPullDown = 1		15		kΩ
Internal V <sub>DIG</sub> Regulator	V <sub>DIG</sub>		1.71	1.80	1.89	V
V <sub>DIG</sub> UVLO Threshold	V <sub>DIG_UVLO</sub>	V <sub>DIG</sub> falling	1.51		1.61	V

( $V_{BAT} = V_{CHGOUT} = V_{SYS\_UVLO}$  (falling) to +4.9V,  $V_{CHGIN}$  = unconnected or  $V_{CHGIN\_DET}$  to  $V_{CHGIN\_OV}$ ,  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}\text{C}$ ,  $V_{BAT} = 3.7\text{V}$ ,  $V_{CHGIN} = 5.0\text{V}$ ,  $C_{CHGIN\_EFF} = 1\mu\text{F}$ ,  $C_{VDIG\_EFF} = 1\mu\text{F}$ ,  $C_{CAP\_EFF} = 1\mu\text{F}$ ,  $C_{SYS\_EFF} = 10\mu\text{F}$ ,  $C_{BAT\_EFF} = 1\mu\text{F}$ ,  $C_{CHGOUT\_EFF} = 0.1\mu\text{F}$ ,  $C_{BK\_OUT\_EFF} = 10\mu\text{F}$ ,  $C_{L\_IN\_EFF} = 1\mu\text{F}$ ,  $C_{L\_OUT\_EFF} = 1\mu\text{F}$ ,  $C_{BBOUT\_EFF} = 10\mu\text{F}$ ,  $L_{BK\_OUT} = 2.2\mu\text{H}$ ,  $L_{BBOUT} = 2.2\mu\text{H}$ . ())

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		$V_{DIG}$ rising	1.59		1.73	
$V_{DIG}$ UVLO Threshold Hysteresis	$V_{DIG\_UVLO\_H}$			100		mV
Internal CAP Regulator	$V_{CAP}$	$V_{CHGIN} = 4.3\text{V}$ to $28.0\text{V}$	3.75	4.10	4.55	V
CAP Detect Threshold	$V_{CAP\_DET}$	$V_{CHGIN} = V_{CAP}$ falling	2.60	2.80	3.00	V
		$V_{CHGIN} = V_{CAP}$ rising	3.15	3.4	3.6	
CAP Detect Threshold Hysteresis	$V_{CAP\_DET\_H}$			600		mV
CHGIN Detect Threshold	$V_{CHGIN\_DET}$	$V_{CHGIN}$ rising	4.00	4.15	4.30	V
		$V_{CHGIN}$ falling	3.20	3.30	3.40	
CHGIN Detect Threshold Hysteresis	$V_{CHGIN\_DET\_H}$			850		mV
CHGIN Detection Debounce Time	$t_{CHGIN\_DET}$	CHGIN detachment		100		ms
		CHGIN insertion		108		
SYS UVLO Threshold	$V_{SYS\_UVLO}$	$V_{SYS}$ rising, SysUVLOThSel = 00	2.65	2.75	2.85	V
		$V_{SYS}$ falling, SysUVLOThSel = 00	2.60	2.70	2.80	
		$V_{SYS}$ falling, SysUVLOThSel = 01	2.80	2.90	3.00	
		$V_{SYS}$ falling, SysUVLOThSel = 10	2.90	3.00	3.10	
		$V_{SYS}$ falling, SysUVLOThSel = 11	3.10	3.20	3.30	
SYS UVLO Threshold Hysteresis	$V_{SYS\_UVLO\_H}$			50		mV
SYS UVLO Falling Debounce Time	$t_{SYS\_UVLO\_FD}$	$V_{SYS}$ falling		20		$\mu\text{s}$
BAT OCP Threshold	$I_{BAT\_OCP}$	$I_{SYS}$ rising	$I_{BatOc} = 000$	200		mA
			$I_{BatOc} = 001$	400		
			$I_{BatOc} = 010$	600		
			$I_{BatOc} = 011$	480	800	1120
			$I_{BatOc} = 100$	600	1000	1400
			$I_{BatOc} = 101$	720	1200	1680
			$I_{BatOc} = 110$	840	1400	1960
			$I_{BatOc} = 111$	960	1600	2240
BAT OCP Threshold Hysteresis	$I_{BAT\_OCP\_H}$			15		%
BAT OCP Rising Debounce Time	$t_{BAT\_OCP\_RD}$	$I_{SYS}$ rising		50		ms
SYS Pull-Down Resistance	$R_{SYS\_PD}$	Enabled for $t_{SYS\_PD}$ when transitioning towards battery recovery (BR) mode		10		$\Omega$
SYS Pull-Down Time	$t_{SYS\_PD}$	$R_{SYS\_PD}$ is enabled on SYS for this time when transitioning towards battery recovery (BR) mode		30		ms
<b>OVP AND INPUT CURRENT LIMITER</b>						
CHGIN Overvoltage Threshold	$V_{CHGIN\_OV}$	$V_{CHGIN}$ rising	7.2	7.5	7.8	V

( $V_{BAT} = V_{CHGOUT} = V_{SYS\_UVLO}$  (falling) to +4.9V,  $V_{CHGIN}$  = unconnected or  $V_{CHGIN\_DET}$  to  $V_{CHGIN\_OV}$ ,  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}\text{C}$ ,  $V_{BAT} = 3.7\text{V}$ ,  $V_{CHGIN} = 5.0\text{V}$ ,  $C_{CHGIN\_EFF} = 1\mu\text{F}$ ,  $C_{VDIG\_EFF} = 1\mu\text{F}$ ,  $C_{CAP\_EFF} = 1\mu\text{F}$ ,  $C_{SYS\_EFF} = 10\mu\text{F}$ ,  $C_{BAT\_EFF} = 1\mu\text{F}$ ,  $C_{CHGOUT\_EFF} = 0.1\mu\text{F}$ ,  $C_{BK\_OUT\_EFF} = 10\mu\text{F}$ ,  $C_{L\_IN\_EFF} = 1\mu\text{F}$ ,  $C_{L\_OUT\_EFF} = 1\mu\text{F}$ ,  $C_{BBOUT\_EFF} = 10\mu\text{F}$ ,  $L_{BK\_OUT} = 2.2\mu\text{H}$ ,  $L_{BBOUT} = 2.2\mu\text{H}$ . ())

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
CHGIN Overvoltage Threshold Hysteresis	V <sub>CHGIN_OV_H</sub>				200		mV
CHGIN-SYS Valid Trip Point	V <sub>CHGIN_SYS_TP</sub>	V <sub>CHGIN</sub> - V <sub>SYS</sub> rising		30	145	290	mV
CHGIN-SYS Valid Trip Point Hysteresis	V <sub>CHGIN_SYS_TP_H</sub>				275		mV
Input Current Limit	I <sub>LIM</sub>	ILimCntl = 000			90		mA
		ILimCntl = 001			150		
		ILimCntl = 010			200		
		ILimCntl = 011			300		
		ILimCntl = 100			400		
		ILimCntl = 101		400	450	500	
		ILimCntl = 110			1000		
		ILimCntl = 111			1500		
Input Overcurrent Max Limit	I <sub>LIM_MAX</sub>	t < t <sub>LIM_BLANK</sub> , ILimMax = 000			90		mA
		t < t <sub>LIM_BLANK</sub> , ILimMax = 001			150		
		t < t <sub>LIM_BLANK</sub> , ILimMax = 010			200		
		t < t <sub>LIM_BLANK</sub> , ILimMax = 011			300		
		t < t <sub>LIM_BLANK</sub> , ILimMax = 100			400		
		t < t <sub>LIM_BLANK</sub> , ILimMax = 101		400	450	500	
		t < t <sub>LIM_BLANK</sub> , ILimMax =110			1000		
		t < t <sub>LIM_BLANK</sub> , ILimMax = 111			1500		
Input Current-Limit Blanking Time	t <sub>LIM_BLANK</sub>	ILimBlank = 00			50		μs
		ILimBlank = 01			0.5		ms
		ILimBlank = 10			1.0		
		ILimBlank = 11			10		
SYS Regulation-Voltage Dropout	V <sub>CHGIN_SYS_REG</sub>				70		mV
SYS Regulation Voltage	V <sub>SYSMIN_REG</sub>	V <sub>BAT</sub> < SysMinVlt[3:0] - SYSDrp[1:0] - SysOVD[1:0] and SysMinVlt[3:0] = 0000 to 1111			3.3 to 4.8, step 0.1		V
	V <sub>SYS-CHGOUT_REG</sub>	V <sub>BAT</sub> > SysMinVlt[3:0] - SYSDrp[1:0] - SysOVD[1:0]			SYSDrp[1:0] + SysOVD[1:0]		
SYS Regulation Voltage Overhead	V <sub>SYS_OVHD</sub>	Additional to SYSDrp[2:0]	SysOVD[1:0] = 00		175		mV
			SysOVD[1:0] = 01		200		
			SysOVD[1:0] = 10		225		
			SysOVD[1:0] = 11		250		
CHGIN to SYS On Resistance	R <sub>CHGIN_SYS</sub>	CHGIN = 5V, I <sub>SYS</sub> = 200mA			0.16	0.28	Ω

( $V_{BAT} = V_{CHGOUT} = V_{SYS\_UVLO}$  (falling) to +4.9V,  $V_{CHGIN}$  = unconnected or  $V_{CHGIN\_DET}$  to  $V_{CHGIN\_OV}$ ,  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}\text{C}$ ,  $V_{BAT} = 3.7\text{V}$ ,  $V_{CHGIN} = 5.0\text{V}$ ,  $C_{CHGIN\_EFF} = 1\mu\text{F}$ ,  $C_{VDIG\_EFF} = 1\mu\text{F}$ ,  $C_{CAP\_EFF} = 1\mu\text{F}$ ,  $C_{SYS\_EFF} = 10\mu\text{F}$ ,  $C_{BAT\_EFF} = 1\mu\text{F}$ ,  $C_{CHGOUT\_EFF} = 0.1\mu\text{F}$ ,  $C_{BK\_OUT\_EFF} = 10\mu\text{F}$ ,  $C_{L\_IN\_EFF} = 1\mu\text{F}$ ,  $C_{L\_OUT\_EFF} = 1\mu\text{F}$ ,  $C_{BBOUT\_EFF} = 10\mu\text{F}$ ,  $L_{BK\_OUT} = 2.2\mu\text{H}$ ,  $L_{BBOUT} = 2.2\mu\text{H}$ . ())

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Input Current Soft-Start Time	t <sub>LIM_SFT</sub>			1			ms
Thermal-Shutdown Temperature	T <sub>CHG_SHDN</sub>	40°C + 5°C x ChgThrmLim[3:0]	ChgThrmLim = 0000	40			°C
		ChgThrmLim = 1111		115			
CHGIN Boot Retry Timeout	t <sub>CHG_RETRY_TMO</sub>	ChgAlwTry = 1, (see <a href="#">Table 6</a> )		0.5			s
BATTERY CHARGER							
SYS to CHGOUT On Resistance	R <sub>CHG</sub>	V <sub>CHGOUT</sub> = 4.35V, I <sub>CHGOUT</sub> = 1000mA		50	75	mΩ	
SYS to CHGOUT Charge Current Reduction Threshold	V <sub>SYS_CHGOUT_T_LIM</sub>	Measured as V <sub>SYS</sub> - V <sub>CHGOUT</sub> , V <sub>CHGOUT</sub> = 3.6V	SYSDrp[2:0] = 000	25			mV
			SYSDrp[2:0] = 001	37.5			
			SYSDrp[2:0] = 010	50			
			SYSDrp[2:0] = 011	62.5			
			SYSDrp[2:0] = 100	75			
			SYSDrp[2:0] = 101	87.5			
			SYSDrp[2:0] = 110	100			
			SYSDrp[2:0] = 111	112.5			
Precharge Current	I <sub>PCHG</sub>	IPChg = 00		0.05 x I <sub>FCHG2</sub>			mA
		IPChg = 01		0.0795 x I <sub>FCHG2</sub>	0.10 x I <sub>FCHG2</sub>	0.1075 x I <sub>FCHG2</sub>	
		IPChg = 10		0.20 x I <sub>FCHG2</sub>			
		IPChg = 11		0.30 x I <sub>FCHG2</sub>			
Precharge Threshold	V <sub>BAT_PCHG</sub>	V <sub>BAT</sub> rising	VPChg = 000	2.7			V
			VPChg = 001	2.8			
			VPChg = 010	2.9			
			VPChg = 011	3			
			VPChg = 100	3.1			
			VPChg = 101	3.2			
			VPChg = 110	3.3			
			VPChg = 111	3.4			
Precharge Threshold Hysteresis	V <sub>BAT_PCHG_H</sub>			100			mV
Step Charge Threshold	V <sub>BAT_STPCHG</sub>	V <sub>BAT</sub> rising	ChgStepRise = 0000	3.80			V
			ChgStepRise = 0001	3.85			
			ChgStepRise = 0010	3.90			
			ChgStepRise = 0011	3.95			



( $V_{BAT} = V_{CHGOUT} = V_{SYS\_UVLO}$  (falling) to +4.9V,  $V_{CHGIN}$  = unconnected or  $V_{CHGIN\_DET}$  to  $V_{CHGIN\_OV}$ ,  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}\text{C}$ ,  $V_{BAT} = 3.7\text{V}$ ,  $V_{CHGIN} = 5.0\text{V}$ ,  $C_{CHGIN\_EFF} = 1\mu\text{F}$ ,  $C_{VDIG\_EFF} = 1\mu\text{F}$ ,  $C_{CAP\_EFF} = 1\mu\text{F}$ ,  $C_{SYS\_EFF} = 10\mu\text{F}$ ,  $C_{BAT\_EFF} = 1\mu\text{F}$ ,  $C_{CHGOUT\_EFF} = 0.1\mu\text{F}$ ,  $C_{BK\_OUT\_EFF} = 10\mu\text{F}$ ,  $C_{L\_IN\_EFF} = 1\mu\text{F}$ ,  $C_{L\_OUT\_EFF} = 1\mu\text{F}$ ,  $C_{BBOUT\_EFF} = 10\mu\text{F}$ ,  $L_{BK\_OUT} = 2.2\mu\text{H}$ ,  $L_{BBOUT} = 2.2\mu\text{H}$ . ())

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
			ChgStepRise = 0100		4.00		
			ChgStepRise = 0101		4.05		
			ChgStepRise = 0110		4.1		
			ChgStepRise = 0111		4.15		
			ChgStepRise = 1000		4.2		
			ChgStepRise = 1001		4.25		
			ChgStepRise = 1010		4.3		
			ChgStepRise = 1011		4.35		
			ChgStepRise = 1100		4.4		
			ChgStepRise = 1101		4.45		
			ChgStepRise = 1110		4.5		
			ChgStepRise = 1111		4.55		
Step Charge Threshold Hysteresis	$V_{BAT\_STPCHG\_H}$	ChgStepHyst = 000			100		mV
		ChgStepHyst = 001			200		
		ChgStepHyst = 010			300		
		ChgStepHyst = 011			400		
		ChgStepHyst = 100			500		
		ChgStepHyst = 101			600		
		ChgStepHyst = 110			600		
		ChgStepHyst = 111			600		
Fast Charge Current Zone 1	$I_{FCHG1}$	$V_{SYS} - V_{BAT} = 1.5\text{V}$			4 to 130, step 2		mA
		$V_{SYS} - V_{BAT} = 1.5\text{V}$			140 to 500, step 10		
Fast Charge Current Zone 2	$I_{FCHG2}$	$V_{SYS} - V_{BAT} = 1.5\text{V}$			4 to 130, step 2		mA
		$V_{SYS} - V_{BAT} = 1.5\text{V}$			140 to 500, step 10		
Battery Regulation Voltage Accuracy	$V_{BAT\_REG\_AC\_C}$	ChgBatReg = 000000 to 111111		-0.5%		+0.5%	V
Battery Recharge Threshold	$V_{BAT\_RECHG}$	Charger recharge threshold in relation to ChgBatReg[5:0].	BatReChg = 00		$V_{BAT\_REG} - 50$		mV
			BatReChg = 01		$V_{BAT\_REG} - 100$		

( $V_{BAT} = V_{CHGOUT} = V_{SYS\_UVLO}$  (falling) to +4.9V,  $V_{CHGIN}$  = unconnected or  $V_{CHGIN\_DET}$  to  $V_{CHGIN\_OV}$ ,  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}\text{C}$ ,  $V_{BAT} = 3.7\text{V}$ ,  $V_{CHGIN} = 5.0\text{V}$ ,  $C_{CHGIN\_EFF} = 1\mu\text{F}$ ,  $C_{VDIG\_EFF} = 1\mu\text{F}$ ,  $C_{CAP\_EFF} = 1\mu\text{F}$ ,  $C_{SYS\_EFF} = 10\mu\text{F}$ ,  $C_{BAT\_EFF} = 1\mu\text{F}$ ,  $C_{CHGOUT\_EFF} = 0.1\mu\text{F}$ ,  $C_{BK\_OUT\_EFF} = 10\mu\text{F}$ ,  $C_{L\_IN\_EFF} = 1\mu\text{F}$ ,  $C_{L\_OUT\_EFF} = 1\mu\text{F}$ ,  $C_{BBOUT\_EFF} = 10\mu\text{F}$ ,  $L_{BK\_OUT} = 2.2\mu\text{H}$ ,  $L_{BBOUT} = 2.2\mu\text{H}$ . ())

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		BatReChg = 10		$V_{BAT\_REG} - 150$		
		BatReChg = 11		$V_{BAT\_REG} - 200$		
Maximum Precharge Time	$t_{PCHG}$	PChgTmr = 00		30		min
		PChgTmr = 01		60		
		PChgTmr = 10		120		
		PChgTmr = 11		240		
Maximum Fast Charge Zone 1 Time	$t_{FCHG1}$	CC1FChgTmr = 00		30		min
		CC1FChgTmr = 01		60		
		CC1FChgTmr = 10		120		
		CC1FChgTmr = 11		240		
Global Charge Time	$t_{CHG}$	ChgTmr = 00		75		min
		ChgTmr = 01		150		
		ChgTmr = 10		300		
		ChgTmr = 11		600		
Charge Done Qualification	$I_{CHG\_DONE}$	IChgDone = 00		$0.025 \times I_{FCHG2}$		mA
		IChgDone = 01		$0.050 \times I_{FCHG2}$		
		IChgDone = 10	$0.09532 \times 3 \times I_{FCHG2}$	$0.100 \times I_{FCHG2}$	$0.10535 \times 7 \times I_{FCHG2}$	
		IChgDone = 11		$0.200 \times I_{FCHG2}$		
Maximum Maintain Charge Time	$t_{MTCHG}$	MtChgTmr = 00		0		min
		MtChgTmr = 01		15		
		MtChgTmr = 10		30		
		MtChgTmr = 11		60		
Timer Accuracy	$t_{CHG\_ACC}$		-10		+10	%
Fast-Charge Timer Extend Current Threshold	$I_{FCHG\_TEXT}$	<a href="#">Figure 29</a>		50		% $I_{FCHG1,2}$
Fast-Charge Timer Suspend Current Threshold	$I_{FCHG\_TSUS}$	<a href="#">Figure 29</a>		20		% $I_{FCHG1,2}$
Battery Regulation Voltage Reduction Due to Thermistor Temperature	$V_{BAT\_REG\_JT\_A}$	Chg_BatReg = 00		$V_{BAT\_REG} - 0.15$		V
		Chg_BatReg = 01		$V_{BAT\_REG} - 0.1$		
		Chg_BatReg = 10		$V_{BAT\_REG} - 0.05$		
		Chg_BatReg = 11		$V_{BAT\_REG}$		

( $V_{BAT} = V_{CHGOUT} = V_{SYS\_UVLO}$  (falling) to +4.9V,  $V_{CHGIN}$  = unconnected or  $V_{CHGIN\_DET}$  to  $V_{CHGIN\_OV}$ ,  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}\text{C}$ ,  $V_{BAT} = 3.7\text{V}$ ,  $V_{CHGIN} = 5.0\text{V}$ ,  $C_{CHGIN\_EFF} = 1\mu\text{F}$ ,  $C_{VDIG\_EFF} = 1\mu\text{F}$ ,  $C_{CAP\_EFF} = 1\mu\text{F}$ ,  $C_{SYS\_EFF} = 10\mu\text{F}$ ,  $C_{BAT\_EFF} = 1\mu\text{F}$ ,  $C_{CHGOUT\_EFF} = 0.1\mu\text{F}$ ,  $C_{BK\_OUT\_EFF} = 10\mu\text{F}$ ,  $C_{L\_IN\_EFF} = 1\mu\text{F}$ ,  $C_{L\_OUT\_EFF} = 1\mu\text{F}$ ,  $C_{BBOUT\_EFF} = 10\mu\text{F}$ ,  $L_{BK\_OUT} = 2.2\mu\text{H}$ ,  $L_{BBOUT} = 2.2\mu\text{H}$ . ())

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Fast-Charge Current Reduction Due to Thermistor Temperature	I_FCHG_JTA	I_FCHG_ = I_FCHG1 or I_FCHG2 based on step charge comparator status	Chg_CC_IFChg = 000		0.20 x I_FCHG_		mA
			Chg_CC_IFChg = 001		0.30 x I_FCHG_		
			Chg_CC_IFChg = 010		0.40 x I_FCHG_		
			Chg_CC_IFChg = 011		0.50 x I_FCHG_		
			Chg_CC_IFChg = 100		0.60 x I_FCHG_		
			Chg_CC_IFChg = 101		0.70 x I_FCHG_		
			Chg_CC_IFChg = 110		0.80 x I_FCHG_		
			Chg_CC_IFChg = 111		I_FCHG_		
POWER PATH (CHGOUT to SYS)							
CHGOUT to SYS On Resistance	R_PP	V_CHGOUT = 4.35V, I_SYS = 1000mA, LDO disabled		50	75		mΩ
CHGOUT to SYS On Threshold	V_CHGOUT_SY S_ON	V_CHGOUT = 4.35V, I_SYS = 10mA, measured as V_CHGOUT - V_SYS, PPDrp[1:0] = 00		25			mV
		V_CHGOUT = 4.35V, I_SYS = 10mA, measured as V_CHGOUT - V_SYS, PPDrp[1:0] = 01		37.5			
		V_CHGOUT = 4.35V, I_SYS = 10mA, measured as V_CHGOUT - V_SYS, PPDrp[1:0] = 10		50			
		V_CHGOUT = 4.35V, I_SYS = 10mA, measured as V_CHGOUT - V_SYS, PPDrp[1:0] = 11		62.5			
THERMISTOR MONITOR							
THM Hot Threshold	V_THM_HOT1	V_THM falling (+70°C)		16.36	18.36	20.36	%V_DIG
	V_THM_HOT2	V_THM falling (+65°C)		18.7	20.7	22.7	
	V_THM_HOT3	V_THM falling (+60°C)		21.44	23.44	25.44	
	V_THM_HOT4	V_THM falling (+55°C)		24.17	26.17	28.17	
	V_THM_HOT5	V_THM falling (+50°C)		27.3	29.3	31.3	
	V_THM_HOT6	V_THM falling (+45°C)		30.81	32.81	34.81	
	V_THM_HOT7	V_THM falling (+40°C)		34.72	36.72	38.72	
	V_THM_HOT8	V_THM falling (+35°C)		39.02	41.02	43.02	
THM Warm Threshold	V_THM_WARM1	V_THM falling (+55°C)		24.17	26.17	28.17	%V_DIG
	V_THM_WARM2	V_THM falling (+50°C)		27.3	29.3	31.3	
	V_THM_WARM3	V_THM falling (+45°C)		30.81	32.81	34.81	
	V_THM_WARM4	V_THM falling (+40°C)		34.72	36.72	38.72	
	V_THM_WARM5	V_THM falling (+35°C)		39.02	41.02	43.02	

( $V_{BAT} = V_{CHGOUT} = V_{SYS\_UVLO}$  (falling) to +4.9V,  $V_{CHGIN}$  = unconnected or  $V_{CHGIN\_DET}$  to  $V_{CHGIN\_OV}$ ,  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}\text{C}$ ,  $V_{BAT} = 3.7\text{V}$ ,  $V_{CHGIN} = 5.0\text{V}$ ,  $C_{CHGIN\_EFF} = 1\mu\text{F}$ ,  $C_{VDIG\_EFF} = 1\mu\text{F}$ ,  $C_{CAP\_EFF} = 1\mu\text{F}$ ,  $C_{SYS\_EFF} = 10\mu\text{F}$ ,  $C_{BAT\_EFF} = 1\mu\text{F}$ ,  $C_{CHGOUT\_EFF} = 0.1\mu\text{F}$ ,  $C_{BK\_OUT\_EFF} = 10\mu\text{F}$ ,  $C_{L\_IN\_EFF} = 1\mu\text{F}$ ,  $C_{L\_OUT\_EFF} = 1\mu\text{F}$ ,  $C_{BBOUT\_EFF} = 10\mu\text{F}$ ,  $L_{BK\_OUT} = 2.2\mu\text{H}$ ,  $L_{BBOUT} = 2.2\mu\text{H}$ . ())

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
	$V_{THM\_WARM6}$	$V_{THM}$ falling (+30°C)	43.31	45.31	47.31	
	$V_{THM\_WARM7}$	$V_{THM}$ falling (+25°C)	48	50	52	
	$V_{THM\_WARM8}$	$V_{THM}$ falling (+20°C)	52.69	54.69	56.69	
THM Cool Threshold	$V_{THM\_COOL1}$	$V_{THM}$ rising (+25°C)	48	50	52	% $V_{DIG}$
	$V_{THM\_COOL2}$	$V_{THM}$ rising (+20°C)	52.69	54.69	56.69	
	$V_{THM\_COOL3}$	$V_{THM}$ rising (+15°C)	57.77	59.77	61.77	
	$V_{THM\_COOL4}$	$V_{THM}$ rising (+10°C)	62.45	64.45	66.45	
	$V_{THM\_COOL5}$	$V_{THM}$ rising (+5°C)	67.14	69.14	71.14	
	$V_{THM\_COOL6}$	$V_{THM}$ rising (0°C)	71.83	73.83	75.83	
	$V_{THM\_COOL7}$	$V_{THM}$ rising (-5°C)	76.13	78.13	80.13	
	$V_{THM\_COOL8}$	$V_{THM}$ rising (-10°C)	80.03	82.03	84.03	
THM Cold Threshold	$V_{THM\_COLD1}$	$V_{THM}$ rising (+15°C)	57.77	59.77	61.77	% $V_{DIG}$
	$V_{THM\_COLD2}$	$V_{THM}$ rising (+10°C)	62.45	64.45	66.45	
	$V_{THM\_COLD3}$	$V_{THM}$ rising (+5°C)	67.14	69.14	71.14	
	$V_{THM\_COLD4}$	$V_{THM}$ rising (0°C)	71.83	73.83	75.83	
	$V_{THM\_COLD5}$	$V_{THM}$ rising (-5°C)	76.13	78.13	80.13	
	$V_{THM\_COLD6}$	$V_{THM}$ rising (-10°C)	80.03	82.03	84.03	
	$V_{THM\_COLD7}$	$V_{THM}$ rising (-15°C)	83.16	85.16	87.16	
	$V_{THM\_COLD8}$	$V_{THM}$ rising (-20°C)	86.28	88.28	90.28	
THM Disable Threshold	$V_{THM\_DIS}$	$V_{THM}$ rising	91.75	93.75	95.75	% $V_{DIG}$
THM Threshold Hysteresis	$V_{THM\_H}$			60		mV
THM Input Leakage	$I_{THM\_LK}$	$V_{THM} = 0\text{V}$ to 5.5V, JEITA disabled	-1		+1	$\mu\text{A}$
<b>HARVESTER INTERACTION</b>						
Harvester Interaction Ideal CHGOUT to SYS Diode Quiescent Current	$I_{HARV\_CHGOUT\_SYS\_DIO\_Q}$	$V_{CHGOUT} = 4.35\text{V}$ , $I_{SYS} = 0\mu\text{A}$		0.65		$\mu\text{A}$
		$V_{CHGOUT} = 4.35\text{V}$ , $I_{SYS} = 10\text{mA}$		12		
Harvester Interaction SYS to CHGOUT Diode Drop In POR/Seal Mode	$V_{HARV\_SYS\_CHGOUT\_DIO\_PORSEAL}$	POR condition, $V_{CHGOUT} = 2.1\text{V}$ , $I_{SYS} = -20\text{mA}$		0.6		V
Harvester Interaction Ideal CHGOUT-to-SYS Diode Regulation	$V_{HARV\_CHGOUT\_SYS\_DIO\_REG}$	$V_{CHGOUT} = 4.35\text{V}$ , $I_{SYS} = 100\text{mA}$ , measured as $V_{CHGOUT} - V_{SYS}$		28		mV
Harvester Interaction Ideal CHGOUT-to-SYS Diode Load Transient	$V_{HARV\_CHGOUT\_SYS\_DIO\_LOADTRAN}$	$V_{CHGOUT} = 4.35\text{V}$ , $I_{SYS}$ from -20mA to 1A in 1 $\mu\text{s}$ , measured as $V_{CHGOUT} - V_{SYS}$		165		mV
Harvester Interaction Ideal CHGOUT-to-SYS Diode Release Delay	$t_{HARV\_CHGOUT\_SYS\_DIO\_RELEASE}$	$V_{CHGOUT} = 4.35\text{V}$ , $I_{SYS}$ = from 1A to - 1mA in 1 $\mu\text{s}$ , measured as the time from when $I_{CHGOUT}$ goes negative to when it rises above -50 $\mu\text{A}$		110		$\mu\text{s}$
<b>IVMON MULTIPLEXER</b>						

( $V_{BAT} = V_{CHGOUT} = V_{SYS\_UVLO}$  (falling) to +4.9V,  $V_{CHGIN}$  = unconnected or  $V_{CHGIN\_DET}$  to  $V_{CHGIN\_OV}$ ,  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}\text{C}$ ,  $V_{BAT} = 3.7\text{V}$ ,  $V_{CHGIN} = 5.0\text{V}$ ,  $C_{CHGIN\_EFF} = 1\mu\text{F}$ ,  $C_{VDIG\_EFF} = 1\mu\text{F}$ ,  $C_{CAP\_EFF} = 1\mu\text{F}$ ,  $C_{SYS\_EFF} = 10\mu\text{F}$ ,  $C_{BAT\_EFF} = 1\mu\text{F}$ ,  $C_{CHGOUT\_EFF} = 0.1\mu\text{F}$ ,  $C_{BK\_OUT\_EFF} = 10\mu\text{F}$ ,  $C_{L\_IN\_EFF} = 1\mu\text{F}$ ,  $C_{L\_OUT\_EFF} = 1\mu\text{F}$ ,  $C_{BBOUT\_EFF} = 10\mu\text{F}$ ,  $L_{BK\_OUT} = 2.2\mu\text{H}$ ,  $L_{BBOUT} = 2.2\mu\text{H}$ . ())

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
IVMON Multiplexer Output Ratio	$V_{IVMON\_DIV\_RT}$	No load on IVMON pin. Inputs: charger current, BAT, SYS, THM, BK1OUT, BK2OUT, BK3OUT, L1OUT, L2OUT, L3OUT, RTC_LDO, BBOUT (Note 3)		100.0		%
		No load on IVMON pin. Inputs: charger current, BAT, SYS, BK1OUT, BK2OUT, BK3OUT, L1OUT, L2OUT, L3OUT, RTC_LDO, BBOUT	MONRatioCfg = 00			
			MONRatioCfg = 01	50.0		
			MONRatioCfg = 10	33.3		
IVMON Multiplexer Output Impedance	$R_{IVMON\_DIV}$	Inputs charger current, BAT, SYS, BK1OUT, BK2OUT, BK3OUT, L1OUT, L2OUT, L3OUT, RTC_LDO, BBOUT, 1μA load on IVMON pin	MONRatioCfg = 00	5.5		kΩ
			MONRatioCfg = 01	31.0		
			MONRatioCfg = 10	28.0		
			MONRatioCfg = 11	24.0		
IVMON Input Leakage	$I_{IVMON\_LK}$	IVMON multiplexer disabled, pull-down resistance disabled, $V_{IVMON} = 0\text{V}$ to 5.5V	-1		+1	μA
IVMON Multiplexer Off-State Pull-Down Resistance	$R_{IVMON\_OFF}$	IVMON multiplexer disabled, pull-down resistance enabled		59.0		kΩ
<b>BUCK1, BUCK2, AND BUCK3</b>						
Input-Voltage Range	$V_{IN}$	Input voltage = $V_{SYS}$	2.7		5.5	V
Output-Voltage Range	$V_{BK\_OUT}$	10mV step resolution	0.500		1.130	V
		25mV step resolution	0.500		2.075	
		50mV step resolution	0.500		3.650	
Quiescent-Supply Current	$I_{Q\_BK}$	$I_{BK\_OUT} = 0$ , $V_{SYS} = 3.7\text{V}$ , $V_{BK\_OUT} = 1.2\text{V}$ , Buck_VStep = 25mV, Buck_FPWM = 0, L = 2.2μH, Buck_ISet = 175mA		0.40	0.70	μA
	$I_{Q\_BK\_PWM}$	$I_{BK\_OUT} = 0$ , $V_{SYS} = 3.7\text{V}$ , $V_{BK\_OUT} = 1.2\text{V}$ , Buck_VStep = 25mV, Buck_FPWM = 1, L = 2.2μH, Buck_ISet = 175mA		2.00		mA
Output Average Voltage Accuracy	$ACC\_BK$	Buck_EnbINTGR = 0, CCM operation, $V_{BK\_OUT} \leq 3.4\text{V}$	-2.5		+2.5	%
Peak-to-Peak Voltage Ripple	$V_{RPP\_BK}$	$C_{BK\_OUT\_EFF} \geq 4\mu\text{F}$ , $I_{BK\_OUT} = 1\text{mA}$ , L = 2.2μH, Buck_Iset = 150mA, $V_{OUT} = 1.2\text{V}$ , $V_{SYS} = 3.7\text{V}$		10		mV
Nominal Peak Current Set Range	$I_{PSET\_BK}$	25mA step resolution	0		375	mA

( $V_{BAT} = V_{CHGOUT} = V_{SYS\_UVLO}$  (falling) to +4.9V,  $V_{CHGIN}$  = unconnected or  $V_{CHGIN\_DET}$  to  $V_{CHGIN\_OV}$ ,  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}\text{C}$ ,  $V_{BAT} = 3.7\text{V}$ ,  $V_{CHGIN} = 5.0\text{V}$ ,  $C_{CHGIN\_EFF} = 1\mu\text{F}$ ,  $C_{VDIG\_EFF} = 1\mu\text{F}$ ,  $C_{CAP\_EFF} = 1\mu\text{F}$ ,  $C_{SYS\_EFF} = 10\mu\text{F}$ ,  $C_{BAT\_EFF} = 1\mu\text{F}$ ,  $C_{CHGOUT\_EFF} = 0.1\mu\text{F}$ ,  $C_{BK\_OUT\_EFF} = 10\mu\text{F}$ ,  $C_{L\_IN\_EFF} = 1\mu\text{F}$ ,  $C_{L\_OUT\_EFF} = 1\mu\text{F}$ ,  $C_{BBOUT\_EFF} = 10\mu\text{F}$ ,  $L_{BK\_OUT} = 2.2\mu\text{H}$ ,  $L_{BBOUT} = 2.2\mu\text{H}$ . ())

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Load Transient Response	$V_{LOAD\_TRANS\_BK}$	10 $\mu\text{A}$ to 300mA at 1A/ $\mu\text{s}$ , $C_{BK\_EFF} = 9\mu\text{F}$ , $V_{BK\_OUT} = 1.2\text{V}$		77		mV
Load Regulation Error	$V_{LOAD\_REG\_BK}$	Buck_EnbIADPT = 0, Buck_EnbINTGR = 0, $I_{BK\_OUT} = 500\text{mA}$		-0.55		%
Line Regulation Error	$V_{LINE\_REG\_BK}$	$V_{BK\_OUT} = 1.2\text{V}$ , $V_{SYS}$ from 2.7V to 5.5V, $I_{BK\_OUT} = 200\text{mA}$ , $C_{BK\_OUT} > 9\mu\text{F}$		$\pm 5.5$		mV
Maximum Operative Output Current	$I_{BK\_MAX}$	Load regulation error = -5%, Buck_EnbINTGR = 0	400			mA
Valley Current Limit During Short-Circuit to GND	$I_{SHRT\_BK}$	$V_{BK\_OUT} = 0\text{V}$		0.7		A
Valley Current Limit During Start-Up	$I_{VLY\_BK\_STUP}$	During start-up before PGOOD = 1 condition is achieved		125		mA
BKLX Leakage Current	$I_{LK\_BKLX}$	Buck_ disabled	-1		+1	$\mu\text{A}$
Active Discharge Current	$I_{ACTD\_BK}$	$V_{BK\_OUT} = 0.7\text{V}$	8	16	28	mA
Passive Discharge Resistance	$R_{PSV\_BK}$		5	10	15.5	k $\Omega$
Full Turn-On Time	$t_{ON\_BK}$	Time from enable to PGOOD and full current capability, no load		10		ms
Efficiency	$EFFIC\_BK$	Buck_VSet = 1.2V, $I_{BK\_OUT} = 10\text{mA}$ , Inductor: Murata DFE201610E-2R2M		86		%
BKLX Rising/Falling Slew Rate	$SLW\_BK$	Buck_LowEMI = 0		3.0		V/ns
	$SLW\_BK\_L$	Buck_LowEMI = 1		0.6		
Thermal-Shutdown Threshold	$T_{SHDN\_BK}$	$I_{LOAD} > 20\text{mA}$		140		$^{\circ}\text{C}$
PGOOD Threshold % Shift vs. Nominal Regulation Point	$V_{TH\_PGOOD}$		-7	-5	-3	%
<b>LDO1, LDO2 (TYPICAL VALUES ARE AT <math>V_{L\_IN} = +3.7\text{V}</math>, <math>V_{L\_OUT} = +3\text{V}</math>)</b>						
Input Voltage	$V_{IN\_LDO\_}$	LDO mode	1.71		5.5	V
Input Voltage	$V_{IN\_LDO\_}$	Switch mode	1.2		5.5	V
Quiescent-Supply Current	$I_{Q\_LDO\_}$	LDO_ enabled, $I_{L\_OUT} = 0\mu\text{A}$		1.0	1.9	$\mu\text{A}$
Quiescent Supply Current Room Temperature	$I_{Q\_LDO\_27C}$	LDO_ enabled, $I_{L\_OUT} = 0\mu\text{A}$ , $T_A = +27^{\circ}\text{C}$		1	1.4	$\mu\text{A}$
Quiescent-Supply Current	$I_{Q\_LDO\_SW\_}$	LDO_ enabled, $I_{L\_OUT} = 0\mu\text{A}$ , switch mode		0.35	0.9	$\mu\text{A}$
Quiescent-Supply Current in Dropout	$I_{Q\_LDO\_D\_}$	$I_{L\_OUT} = 0\mu\text{A}$ , $V_{L\_IN} = 2.9\text{V}$ , LDO_VSet = +3V		1.9	3.7	$\mu\text{A}$
Maximum Output Current	$I_{L\_OUT\_MAX}$	$V_{L\_IN} > 1.8\text{V}$	100			mA
		$V_{L\_IN} \leq 1.8\text{V}$	50			
Maximum Output Current When Supplied From $V_{CCINT}$	$I_{LDO1\_MAX\_V\_CCINT}$	LDO1 only, $V_{BAT} > 3.2\text{V}$ , $V_{L1OUT} = 1.8\text{V}$ , LDO1INT_SUP = 1 (internal)	100			$\mu\text{A}$

( $V_{BAT} = V_{CHGOUT} = V_{SYS\_UVLO}$  (falling) to +4.9V,  $V_{CHGIN}$  = unconnected or  $V_{CHGIN\_DET}$  to  $V_{CHGIN\_OV}$ ,  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}\text{C}$ ,  $V_{BAT} = 3.7\text{V}$ ,  $V_{CHGIN} = 5.0\text{V}$ ,  $C_{CHGIN\_EFF} = 1\mu\text{F}$ ,  $C_{VDIG\_EFF} = 1\mu\text{F}$ ,  $C_{CAP\_EFF} = 1\mu\text{F}$ ,  $C_{SYS\_EFF} = 10\mu\text{F}$ ,  $C_{BAT\_EFF} = 1\mu\text{F}$ ,  $C_{CHGOUT\_EFF} = 0.1\mu\text{F}$ ,  $C_{BK\_OUT\_EFF} = 10\mu\text{F}$ ,  $C_{L\_IN\_EFF} = 1\mu\text{F}$ ,  $C_{L\_OUT\_EFF} = 1\mu\text{F}$ ,  $C_{BBOUT\_EFF} = 10\mu\text{F}$ ,  $L_{BK\_OUT} = 2.2\mu\text{H}$ ,  $L_{BBOUT} = 2.2\mu\text{H}$ . ())

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Internal Supply Switch	$R_{ON\_L1IN}$	LDO1INT_SUP = 1 (internal), switch between $V_{CCINT}$ and L1IN	4.5	7.3	12	k $\Omega$
Output-Voltage Range	$V_{L\_OUT}$	100mV step resolution	0.9		4	V
Output-Voltage Accuracy	ACCLDO_	$V_{L\_IN} = \max(V_{L\_OUT} + 0.5\text{V}, 1.71\text{V})$ or higher, $I_{L\_OUT} = 1\text{mA}$	-2.5		+2.5	%
Dropout Voltage	$V_{DROP\_LDO\_}$	$V_{L\_IN} = 1.85\text{V}$ , LDO_VSet = 1.9V, $I_{L\_OUT} = 100\text{mA}$			130	mV
		$V_{L\_IN} = 3\text{V}$ , LDO_VSet = 3.1V, $I_{L\_OUT} = 100\text{mA}$			100	
Line-Regulation Error	$V_{LINEREG\_LD\_O\_}$	$V_{L\_IN} = (V_{L\_OUT} + 0.5\text{V})$ to 5.5V, $V_{L\_IN} \geq 1.8\text{V}$ , $I_{L\_OUT} = 100\text{mA}$	-0.4		0.4	%/V
Load-Regulation Error	$V_{LOADREG\_LD\_O\_}$	$1.8\text{V} \leq V_{L\_IN} \leq 5.5\text{V}$ , $I_{L\_OUT} = 100\mu\text{A}$ to 100mA		0.002	0.007	%/mA
Line Transient	$V_{LINETRAN\_LD\_O\_}$	$V_{L\_IN} = 4\text{V}$ to 5V, 1 $\mu\text{s}$ rise time		$\pm 25$		mV
		$V_{L\_IN} = 4\text{V}$ to 5V, 200ns rise time		$\pm 35$		
Load Transient	$V_{LOADTRAN\_LDO\_}$	200ns rise time		100	200	mV
Passive Discharge Resistance	$R_{PD\_LDO\_}$		5	10	16	k $\Omega$
Active Discharge Current	$I_{AD\_LDO\_}$	$V_{L\_IN} = 3.7\text{V}$	8	22	40	mA
Switch-Mode Resistance	$R_{ON\_LDO\_SW}$	$I_{L\_OUT} = 5\text{mA}$ , switch mode		1.5	2.3	$\Omega$
	$R_{ON\_LDO\_SW\_1p8}$	$I_{L\_OUT} = 100\text{mA}$ , switch mode		0.65	1	
	$R_{ON\_LDO}$	$I_{L\_OUT} = 100\text{mA}$ , switch mode		0.4	0.7	
Turn-On Time	$t_{ON\_LDO\_}$	$I_{L\_OUT} = 0\text{mA}$ , time from 10% to 95% of final value		1.5		ms
	$t_{ON\_LDO\_SW}$	$I_{L\_OUT} = 0\text{mA}$ , time from 10% to 95% of final value		0.26		
Short-Circuit Current Limit	$I_{SHRT\_LDO\_}$	$V_{L\_OUT} = \text{GND}$	$V_{L\_IN} = 2.7\text{V}$ , Switch mode	210	350	mA
			$V_{L\_IN} = 5.5\text{V}$	225	460	
Thermal-Shutdown Temperature	$T_{SHDN\_LDO\_}$			150		$^{\circ}\text{C}$
Thermal-Shutdown Temperature Hysteresis	$T_{SHDN\_LDO\_H}$			20		$^{\circ}\text{C}$
L_IN UVLO	$V_{UVLO\_LDO\_}$	$V_{L\_IN}$ rising		1.36	1.71	V
		$V_{L\_IN}$ falling		1.05	1.35	
Output Leakage	$I_{LK\_L\_OUT}$	$V_{L\_OUT} = \text{GND}$ , LDO_ disabled	-1		+1	$\mu\text{A}$
Output-Voltage Noise	$V_{NOISE\_LDO\_}$	BW = 10Hz to 100kHz, $V_{L\_IN} = 5\text{V}$ , $V_{L\_OUT} = 3.3\text{V}$		150		$\mu\text{V}_{\text{RMS}}$

( $V_{BAT} = V_{CHGOUT} = V_{SYS\_UVLO}$  (falling) to +4.9V,  $V_{CHGIN}$  = unconnected or  $V_{CHGIN\_DET}$  to  $V_{CHGIN\_OV}$ ,  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}\text{C}$ ,  $V_{BAT} = 3.7\text{V}$ ,  $V_{CHGIN} = 5.0\text{V}$ ,  $C_{CHGIN\_EFF} = 1\mu\text{F}$ ,  $C_{VDIG\_EFF} = 1\mu\text{F}$ ,  $C_{CAP\_EFF} = 1\mu\text{F}$ ,  $C_{SYS\_EFF} = 10\mu\text{F}$ ,  $C_{BAT\_EFF} = 1\mu\text{F}$ ,  $C_{CHGOUT\_EFF} = 0.1\mu\text{F}$ ,  $C_{BK\_OUT\_EFF} = 10\mu\text{F}$ ,  $C_{L\_IN\_EFF} = 1\mu\text{F}$ ,  $C_{L\_OUT\_EFF} = 1\mu\text{F}$ ,  $C_{BBOUT\_EFF} = 10\mu\text{F}$ ,  $L_{BK\_OUT} = 2.2\mu\text{H}$ ,  $L_{BBOUT} = 2.2\mu\text{H}$ . ())

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
		BW = 10Hz to 100kHz, V <sub>L_IN</sub> = 5V, V <sub>L_OUT</sub> = 2.5V			125		
		BW = 10Hz to 100kHz, V <sub>L_IN</sub> = 5V, V <sub>L_OUT</sub> = 1.2V			90		
		BW = 10Hz to 100kHz, V <sub>L_IN</sub> = 5V , V <sub>L_OUT</sub> = 0.8V			80		
LDO3 (FAST TRANSIENT LDO)							
Input Voltage	V <sub>IN_LDO3</sub>	LDO mode		1.71		5.5	V
Quiescent Supply Current	I <sub>Q_LDO3</sub>	LDO3 enabled, I <sub>L3OUT</sub> = 0μA, V <sub>L3IN</sub> > V <sub>L3OUT</sub> + 100mV			820	2400	nA
Quiescent Supply Current Room Temperature Only	I <sub>Q_LDO3_27C</sub>	LDO enabled, I <sub>L3OUT</sub> = 0μA, V <sub>L3IN</sub> > V <sub>L3OUT</sub> + 100mV, +27°C			820	1400	nA
Quiescent Supply Current in Fast Mode	I <sub>q_FST</sub>	LDO3 enabled, LDO3_FRC_HIC = 1, I <sub>L3OUT</sub> = 0, V <sub>L3IN</sub> > V <sub>L3OUT</sub> +100mV			3.2	6	μA
Quiescent Supply Current in Dropout	I <sub>Q_LDO3_D</sub>	I <sub>L3OUT</sub> = 0μA, V <sub>L3IN</sub> = 2.9V, LDO3VSet = +3V			16		μA
Maximum Output Current	I <sub>LOUT3_MAX</sub>	V <sub>L3IN</sub> > 2.0V, V <sub>L3IN</sub> = (V <sub>L3OUT</sub> + 0.1V) or higher		100			mA
		1.8V < V <sub>L3IN</sub> < 2V, V <sub>L3IN</sub> = (V <sub>L3OUT</sub> + 0.1V) or higher		70			
		1.71V < V <sub>L3IN</sub> ≤ 1.8V, V <sub>L3IN</sub> = (V <sub>L3OUT</sub> + 0.1V) or higher		40			
Output-Voltage Range	V <sub>L_OUT3</sub>	25mV step resolution		0.9		4.075	V
Output-Voltage Accuracy	ACCLDO3	V <sub>L3IN</sub> = (V <sub>L3OUT</sub> + 0.5V) or higher, I <sub>L3OUT</sub> = 5mA		-2.1		+2.1	%
Dropout Voltage	V <sub>DROP_LDO3</sub>	V <sub>L3IN</sub> = 1.8V, LDO3VSet = 1.9V, I <sub>L3OUT</sub> = 70mA		24	54	84	mV
		V <sub>L3IN</sub> = 2.9V, LDO3VSet = 3V, I <sub>L3OUT</sub> = 100mA		20	41	60	
L3IN to L3OUT Dropout DRPLDO3 Bit Threshold	V <sub>THDRP</sub>	LDO3VSET = 3V, I <sub>L3OUT</sub> = 100mA, L3IN falling			42		mV
Line-Regulation Error	V <sub>LINEREG_LD03</sub>	V <sub>L3IN</sub> = (V <sub>L3OUT</sub> + 0.5V) to 5.5V, V <sub>L3IN</sub> ≥ 2.0V			20		m%/V
Load-Regulation Error	V <sub>LOADREG_LD03</sub>	V <sub>L3IN</sub> = V <sub>L3OUT</sub> + 0.5V, I <sub>L3OUT</sub> = 100μA to 100mA			0.001		%/mA
Line Transient	V <sub>LINETRAN_LD03</sub>	V <sub>L3IN</sub> = 4V to 5V, V <sub>L3OUT</sub> = 1.8V, 1μs rise time			20		mV
		V <sub>L3IN</sub> = 4V to 5V, 200ns rise time			25		
Load Transient	V <sub>LOADTRAN_LDO3</sub>	200ns rise time	I <sub>L3OUT</sub> = 0mA to 10mA, C <sub>L3OUT</sub> = 1μF, 1.8V output voltage		44		mV
			I <sub>L3OUT</sub> = 0mA to 100mA, C <sub>L3OUT</sub> = 1μF, 1.8V output voltage		168		



( $V_{BAT} = V_{CHGOUT} = V_{SYS\_UVLO}$  (falling) to +4.9V,  $V_{CHGIN}$  = unconnected or  $V_{CHGIN\_DET}$  to  $V_{CHGIN\_OV}$ ,  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}\text{C}$ ,  $V_{BAT} = 3.7\text{V}$ ,  $V_{CHGIN} = 5.0\text{V}$ ,  $C_{CHGIN\_EFF} = 1\mu\text{F}$ ,  $C_{VDIG\_EFF} = 1\mu\text{F}$ ,  $C_{CAP\_EFF} = 1\mu\text{F}$ ,  $C_{SYS\_EFF} = 10\mu\text{F}$ ,  $C_{BAT\_EFF} = 1\mu\text{F}$ ,  $C_{CHGOUT\_EFF} = 0.1\mu\text{F}$ ,  $C_{BK\_OUT\_EFF} = 10\mu\text{F}$ ,  $C_{L\_IN\_EFF} = 1\mu\text{F}$ ,  $C_{L\_OUT\_EFF} = 1\mu\text{F}$ ,  $C_{BBOUT\_EFF} = 10\mu\text{F}$ ,  $L_{BK\_OUT} = 2.2\mu\text{H}$ ,  $L_{BBOUT} = 2.2\mu\text{H}$ . ())

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Load-Transient Recovery Time	$t_{\text{Recovery}}$	$I_{L3OUT}$ from 0 to 2mA, $t_{\text{rise}} = 1\mu\text{s}$ , $C_{L3OUT} = 1\mu\text{F}$ , $V_{L3OUT} = 1.8\text{V}$ , time to rise back to 0.2% of final regulation voltage ( <a href="#">Note 4</a> )		50	100	$\mu\text{s}$
		$I_{L3OUT}$ from 0 to 100mA, rise time = $1\mu\text{s}$ , $C_{L3OUT} = 1\mu\text{F}$ , $V_{L3OUT} = 1.8\text{V}$ , time to rise back to 0.2% of final regulation voltage		12		
Passive Discharge Resistance	$R_{PD\_LDO3}$		5	10	16	$\text{k}\Omega$
Active Discharge Current	$I_{AD\_LDO3}$	$V_{L3IN} = 3.7\text{V}$	8	22	40	mA
Turn-On Time	$t_{\text{ON\_LDO3}}$	$I_{L3OUT} = 0\text{mA}$ , time from enable to 95% of final value and full output current capability, $LDO3V_{\text{Set}} = 1.8\text{V}$ , LDO mode		5		ms
L3OUT Start-Up Slew Rate	$SLEW\_LDO3$		0.4	2.35	7	V/ms
Short-Circuit Current Hiccup Threshold	$I_{\text{SHRT\_LDO3}}$	$V_{L3IN} - V_{L3OUT} \geq 1\text{V}$	219	580	942	mA
Thermal-Shutdown Temperature	$T_{\text{SHDN\_LDO3}}$			+140		$^{\circ}\text{C}$
Thermal-Shutdown Temperature Hysteresis	$T_{\text{SHDN\_LDO3\_H}}$			20		$^{\circ}\text{C}$
L3IN UVLO	$V_{\text{UVLO\_LDO3}}$	$V_{L3IN}$ rising			1.75	V
		$V_{L3IN}$ falling	1.26		1.67	
Output Leakage	$I_{\text{LK\_L\_OUT3}}$	$V_{L3OUT} = \text{GND}$ , LDO3 disabled	-1		+1	$\mu\text{A}$
Power-Supply Rejection Ratio	PSRR	$f = 1\text{kHz}$ , $I_{L3OUT} = 30\text{mA}$		70		dB
Output-Voltage Noise	$V_{\text{NOISE\_LDO3}}$	$\text{BW} = 10\text{Hz}$ to $100\text{kHz}$ , $V_{L3OUT} = 0.9\text{V}$ , $I_{L3OUT} = 30\text{mA}$		64		$\mu\text{V RMS}$
<b>RTC_LDO</b>						
Input Voltage	$V_{\text{IN\_RTC}}$		2.7		5.5	V
Quiescent Current	$I_{\text{Q\_RTC}}$			200	410	nA
Max Output Current	$I_{\text{MAX\_RTC}}$	$V_{\text{RTC\_LDO}} = 80\%$ of the nominal value	2			mA
Output Voltage	$V_{\text{OUT\_RTC}}$	$LDO4V_{\text{Set}} = 1.2\text{V}$ , $LDO4V_{\text{inc}} = 00$		1.2		V
		$LDO4V_{\text{Set}} = 1.8\text{V}$ , $LDO4V_{\text{inc}} = 00$		1.8		
Output-Voltage Accuracy	$\text{ACC\_RTC}$	$I_{\text{RTC\_LDO}} = 1\text{mA}$	-2.5		+2.5	%
Line Regulation	$V_{\text{LINE\_REG\_RTC}}$	$V_{\text{CHGOUT}}$ from 2.7V to 3.7V	-0.26	0.04	+0.26	%/V
Load Regulation Error	$V_{\text{LOADREG\_RTC}}$	$I_{\text{RTC\_LDO}}$ from $2\mu\text{A}$ to 2mA	-0.5	0.1	+0.5	%/mA
Line Transient	$V_{\text{LINETRAN\_RTC}}$	$\text{CHGOUT}$ from 2.7V to 3.7V in $1\mu\text{s}$ rise/fall time, $C_{\text{OUT\_EFF}} = 1\mu\text{F}$		$\pm 6$		mV
Load Transient	$V_{\text{LOAD\_TRAN\_RTC}}$	$I_{\text{RTC\_LDO}}$ from 0 to 2mA in 100ns, $C_{\text{OUT\_EFF}} = 1\mu\text{F}$		30		mV
Output Leakage	$I_{\text{LK\_RTC}}$	RTC_LDO disabled, $V_{\text{RTC\_LDO}} = 0\text{V}$			1	$\mu\text{A}$

( $V_{BAT} = V_{CHGOUT} = V_{SYS\_UVLO}$  (falling) to +4.9V,  $V_{CHGIN}$  = unconnected or  $V_{CHGIN\_DET}$  to  $V_{CHGIN\_OV}$ ,  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}\text{C}$ ,  $V_{BAT} = 3.7\text{V}$ ,  $V_{CHGIN} = 5.0\text{V}$ ,  $C_{CHGIN\_EFF} = 1\mu\text{F}$ ,  $C_{VDIG\_EFF} = 1\mu\text{F}$ ,  $C_{CAP\_EFF} = 1\mu\text{F}$ ,  $C_{SYS\_EFF} = 10\mu\text{F}$ ,  $C_{BAT\_EFF} = 1\mu\text{F}$ ,  $C_{CHGOUT\_EFF} = 0.1\mu\text{F}$ ,  $C_{BK\_OUT\_EFF} = 10\mu\text{F}$ ,  $C_{L\_IN\_EFF} = 1\mu\text{F}$ ,  $C_{L\_OUT\_EFF} = 1\mu\text{F}$ ,  $C_{BBOUT\_EFF} = 10\mu\text{F}$ ,  $L_{BK\_OUT} = 2.2\mu\text{H}$ ,  $L_{BBOUT} = 2.2\mu\text{H}$ . ())

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Turn-On Time	$t_{ON\_RTC}$	$I_{RTC\_LDO} = 0\text{mA}$ , time from 10% to 90% of final value		1.5		ms
Passive Discharge Resistance	$R_{PD\_RTC}$		5	10	15	k $\Omega$
<b>BUCK-BOOST</b>						
Input Voltage	$V_{BBIN}$	Input voltage = $V_{SYS}$	2.7		5.5	V
Output-Voltage Set Range	$V_{BBOUT}$	50mV step resolution, do not exceed the valid voltage range	2.6		5.5	V
Quiescent Supply Current	$I_{Q\_BB}$	$I_{BBOUT} = 0$ , $V_{BBOUT} = 5\text{V}$		2	4	$\mu\text{A}$
Maximum Output Operative Power	$P_{MAX\_BBOUT}$	$BBstlpPadPENb = 0$ , $V_{SYS} \geq 3.2\text{V}$ , $V_{BBOUT} \geq 3.2\text{V}$ , 7.5% load regulation, $BBZCCmpEnB = 0$ (Note 4)	1.5			W
Load-Regulation Error	$LOAD\_REG\_ERR$	$BBstlpPadPENb = 0$ , $BBstVSet > 3.3\text{V}$ , $P_{OUT} = 1.5\text{W}$		-3.5		%
Average Output-Voltage Accuracy	$ACC\_BBOUT$	$I_{BBOUT} = 1\text{mA}$ , $C_{BBOUT\_EFF} \geq 5\mu\text{F}$	-2.7		+2.7	%
Maximum Output Current During Start-Up	$I_{LOAD\_MAX\_STUP}$	$V_{SYS} > 3\text{V}$ , $BBstlpPadPENb = 0$	85			mA
Start-Up Time	$t_{STUP}$	$I_{LOAD} < I_{LOAD\_MAX\_STUP}$ , time from $V_{BBOUT} = 0\text{V}$ to final value		13		ms
Input-Supply Current During Start-Up	$I_{BBIN\_STUP}$	$V_{SYS} = 3.6\text{V}$ , $V_{BBOUT} = 5\text{V}$ , $C_{BBOUT\_EFF} = 10\mu\text{F}$ , $I_{BBOUT} = 0$		10		mA
Output UVLO Threshold	$V_{BBOUT\_UVLO}$	Falling edge (50mV hysteresis)		1.85	2.46	V
HVLX Leakage Current	$I_{LK\_BBHVLX}$		-1		+1	$\mu\text{A}$
LVLX Leakage Current	$I_{LK\_BBLVLX}$		-1		+1	$\mu\text{A}$
Passive Discharge Resistance	$R_{PSV\_BB}$		5	10	17	k $\Omega$
Active Discharge Current	$I_{ACTD\_BB}$	$V_{BBOUT} = 2.5\text{V}$	5	20	50	mA
BBOUT Pull-Down Current	$I_{PD\_BB\_E}$	$BBst$ enabled, $BBOUT = BBstVSet + 0.1\text{V}$		300		nA
Thermal-Shutdown Temperature	$T_{SHDN\_BB}$	$I_{LOAD} > 20\text{mA}$		+150		$^{\circ}\text{C}$
<b>LOAD SWITCHES 1, 2, AND 3</b>						
Input Voltage	$V_{SW\_IN}$		0.65		5.50	V
Quiescent-Supply Current	$I_{Q\_SW\_}$	Load switch on, voltage protection disabled		0.26	0.53	$\mu\text{A}$
		Load switch on, voltage protection enabled, $V_{LSW\_IN} = 1.2\text{V}$		0.75	1.20	$\mu\text{A}$
On-Resistance	$R_{SW\_}$	$V_{SYS} = 3\text{V}$ , $V_{LSW\_IN} = 1.2\text{V}$ , $I_{LSW\_OUT} = 50\text{mA}$		0.25	0.50	$\Omega$
Start-Up Current	$I_{SW\_START}$	$V_{LSW\_IN} = 1.2\text{V}$ , $V_{LSW\_OUT} = 0\text{V}$ initially		50	108	mA
Voltage Protection Threshold	$V_{SW\_PROT}$	Falling	10	120		mV
		Rising		130	260	
Turn-On Time	$t_{ON\_SW\_}$	$V_{LSW\_IN} = 1.2\text{V}$ , $1\mu\text{F}$ output capacitance, 10% to 90% of output		15		$\mu\text{s}$

( $V_{BAT} = V_{CHGOUT} = V_{SYS\_UVLO}$  (falling) to +4.9V,  $V_{CHGIN}$  = unconnected or  $V_{CHGIN\_DET}$  to  $V_{CHGIN\_OV}$ ,  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}\text{C}$ ,  $V_{BAT} = 3.7\text{V}$ ,  $V_{CHGIN} = 5.0\text{V}$ ,  $C_{CHGIN\_EFF} = 1\mu\text{F}$ ,  $C_{VDIG\_EFF} = 1\mu\text{F}$ ,  $C_{CAP\_EFF} = 1\mu\text{F}$ ,  $C_{SYS\_EFF} = 10\mu\text{F}$ ,  $C_{BAT\_EFF} = 1\mu\text{F}$ ,  $C_{CHGOUT\_EFF} = 0.1\mu\text{F}$ ,  $C_{BK\_OUT\_EFF} = 10\mu\text{F}$ ,  $C_{L\_IN\_EFF} = 1\mu\text{F}$ ,  $C_{L\_OUT\_EFF} = 1\mu\text{F}$ ,  $C_{BBOUT\_EFF} = 10\mu\text{F}$ ,  $L_{BK\_OUT} = 2.2\mu\text{H}$ ,  $L_{BBOUT} = 2.2\mu\text{H}$ . ())

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Start-Up Time-Out Time	$t_{STUP\_LSW}$			5		ms
Start-Up Retry Time	$t_{RETRY\_LSW\_}$			5		ms
Passive Discharge Resistance	$R_{PSV\_LSW\_}$			10		k $\Omega$
Active Discharge Current	$I_{ACTD\_LSW\_}$			20		mA
Output Leakage	$I_{LK\_LSW\_}$	LSW_OUT = GND, load switch disabled			1	$\mu\text{A}$
<b>FUEL GAUGE (SEE THE <a href="#">FUEL GAUGE</a> SECTION FOR MORE DETAILS)</b>						
Internal Sense Resistor	$R_{SNS}$	$T_A = +25^{\circ}\text{C}$		50		m $\Omega$
<b>FUEL-GAUGE POWER SUPPLY</b>						
Shutdown Supply Current	$I_{DD0}$			0.5		$\mu\text{A}$
Hibernate Supply Current	$I_{DD1}$	Average current		5.5		$\mu\text{A}$
Active Supply Current	$I_{DD2}$	Average current not including thermistor measurement current		12.5		$\mu\text{A}$
Start-Up Voltage	$V_{FGBATSU}$				3.05	V
<b>FUEL-GAUGE ANALOG-TO-DIGITAL CONVERSION</b>						
BAT Measurement Error	$V_{GERR}$	$T_A = +25^{\circ}\text{C}$	-7.5		+7.5	mV
		$-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$	-20		+20	
BAT Measurement Resolution	$V_{LSB}$			78.125		$\mu\text{V}$
BAT Measurement Range	$V_{FS}$		2.7		4.9	V
Current-Measurement External $R_{SNS}$ Offset Error	$I_{OERR\_E}$	Long-term average without load current		$\pm 1.5$		$\mu\text{V}$
Current-Measurement External $R_{SNS}$ Error	$I_{ERR\_E}$		-1		+1	% of Reading
Current-Measurement External $R_{SNS}$ Resolution	$I_{LSB\_E}$			1.5625		$\mu\text{V}$
Current-Measurement External $R_{SNS}$ Range	$I_{FS\_E}$		-51.2		+51.2	mV
Current Measurement Internal $R_{SNS}$ Offset Error	$I_{OERR\_I}$	Zero current, long-term average, $R_{SENSE} = 50\text{m}\Omega$		$\pm 0.03$		mA
Current Measurement Internal $R_{SNS}$ Resolution	$I_{LSB\_I}$			31.25		$\mu\text{A}$
Current Measurement Internal $R_{SNS}$ Gain Error	$I_{GERR}$	( <a href="#">Note 4</a> )		$\pm 2.5$		% of Reading
Current Measurement Internal $R_{SNS}$ Error	$I_{ERR\_I}$	0.1A and 0.2A ( <a href="#">Note 4</a> )	-3.5		+3.5	% of Reading
Internal Temperature-Measurement Error	$T_{I\_GERR}$	$-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$		$\pm 1$		$^{\circ}\text{C}$

( $V_{BAT} = V_{CHGOUT} = V_{SYS\_UVLO}$  (falling) to +4.9V,  $V_{CHGIN}$  = unconnected or  $V_{CHGIN\_DET}$  to  $V_{CHGIN\_OV}$ ,  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}\text{C}$ ,  $V_{BAT} = 3.7\text{V}$ ,  $V_{CHGIN} = 5.0\text{V}$ ,  $C_{CHGIN\_EFF} = 1\mu\text{F}$ ,  $C_{VDIG\_EFF} = 1\mu\text{F}$ ,  $C_{CAP\_EFF} = 1\mu\text{F}$ ,  $C_{SYS\_EFF} = 10\mu\text{F}$ ,  $C_{BAT\_EFF} = 1\mu\text{F}$ ,  $C_{CHGOUT\_EFF} = 0.1\mu\text{F}$ ,  $C_{BK\_OUT\_EFF} = 10\mu\text{F}$ ,  $C_{L\_IN\_EFF} = 1\mu\text{F}$ ,  $C_{L\_OUT\_EFF} = 1\mu\text{F}$ ,  $C_{BBOUT\_EFF} = 10\mu\text{F}$ ,  $L_{BK\_OUT} = 2.2\mu\text{H}$ ,  $L_{BBOUT} = 2.2\mu\text{H}$ . ())

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Internal Temperature-Measurement Resolution	$T_{I\_LSB}$			0.00391		$^{\circ}\text{C}$
<b>FUEL-GAUGE INPUT/OUTPUT</b>						
External Thermal Resistance	$R_{EXT10}$	Config.R100 = 0		10		$\text{k}\Omega$
	$R_{EXT100}$	Config.R100 = 1		100		
Output Drive Low, $\overline{\text{ALRT}}$	$V_{OL}$	$I_{OL} = 4\text{mA}$ , $V_{BAT} = 2.3\text{V}$			0.4	V
Input Logic High, $\overline{\text{ALRT}}$	$V_{IH}$		1.5			V
Input Logic Low, $\overline{\text{ALRT}}$	$V_{IL}$				0.5	V
Battery-Detach Detection Threshold	$V_{DET}$	Measured as a fraction of $V_{BAT}$ on THM rising	91.0	96.2	99.0	%
Battery-Detach Detection Threshold Hysteresis	$V_{DET-HYS}$	Measured as a fraction of $V_{BAT}$ on THM falling		1.6		%
Battery-Detach Comparator Delay	$t_{OFF}$	THM step from 70% to 100% of $V_{BAT}$ (Alrtp = 0, EnAIN = 1, FTHRM = 1)			100	$\mu\text{s}$
<b>FUEL-GAUGE LEAKAGE</b>						
Leakage Current, CSN, CSP/FG_TST, $\overline{\text{ALRT}}$	$I_{LEAK}$	$V_{\overline{\text{ALRT}}} < 15\text{V}$	-1		+1	$\mu\text{A}$
<b>FUEL-GAUGE TIMING</b>						
Time-Base Accuracy	$t_{ERR}$	$T_A = +25^{\circ}\text{C}$	-1		+1	%
THM Precharge Time	$t_{PRE}$		8.48			ms
<b>DIGITAL</b>						
SDA, SCL, MPC_, PFN_, RST, INT Input-Leakage Current	$I_{LK\_IO}$	Input pull-up/pull-down resistances disabled, $V_{IO} = 0\text{V}$ to $5.5\text{V}$	-1		+1	$\mu\text{A}$
SDA, SCL, MPC_ Input-Logic High	$V_{IO\_IH}$		1.4			V
SDA, SCL, MPC_ Input-Logic Low	$V_{IO\_IL}$				0.4	V
PFN_ Input-Logic High	$V_{PFN\_IH\_C}$	Off/seal mode		$0.7 \times V_{CCINT}$		V
PFN_ Input-Logic Low	$V_{PFN\_IL\_C}$	Off/seal mode		$0.3 \times V_{CCINT}$		V
PFN_ Input-Logic-High	$V_{PFN\_IH\_T}$	On mode	1.4			V
PFN_ Input-Logic-Low	$V_{PFN\_IL\_T}$	On mode			0.4	V
MPC_, PFN_ Input-Pull-Up Resistance	$R_{IO\_PU}$	Pull-up resistance to $V_{CCINT}$ ( <a href="#">Note 2</a> )		170		$\text{k}\Omega$
MPC_, PFN_ Input-Pull-Down Resistance	$R_{IO\_PD}$			170		$\text{k}\Omega$
MPC_ Output Logic-High	$V_{IO\_OH}$	$I_{OH} = 1\text{mA}$ , MPC_ configured as push-pull output, pull-up voltage is $V_{BK1OUT}$	$V_{BK1OUT} - 0.4$			V
SDA, MPC_, PFN2, RST, INT Output Logic Low	$V_{IO\_OL}$	$I_{OL} = 4\text{mA}$			0.4	V

( $V_{BAT} = V_{CHGOUT} = V_{SYS\_UVLO}$  (falling) to +4.9V,  $V_{CHGIN}$  = unconnected or  $V_{CHGIN\_DET}$  to  $V_{CHGIN\_OV}$ ,  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}\text{C}$ ,  $V_{BAT} = 3.7\text{V}$ ,  $V_{CHGIN} = 5.0\text{V}$ ,  $C_{CHGIN\_EFF} = 1\mu\text{F}$ ,  $C_{VDIG\_EFF} = 1\mu\text{F}$ ,  $C_{CAP\_EFF} = 1\mu\text{F}$ ,  $C_{SYS\_EFF} = 10\mu\text{F}$ ,  $C_{BAT\_EFF} = 1\mu\text{F}$ ,  $C_{CHGOUT\_EFF} = 0.1\mu\text{F}$ ,  $C_{BK\_OUT\_EFF} = 10\mu\text{F}$ ,  $C_{L\_IN\_EFF} = 1\mu\text{F}$ ,  $C_{L\_OUT\_EFF} = 1\mu\text{F}$ ,  $C_{BBOUT\_EFF} = 10\mu\text{F}$ ,  $L_{BK\_OUT} = 2.2\mu\text{H}$ ,  $L_{BBOUT} = 2.2\mu\text{H}$ . ())

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
MPC6 Harvester Disable Pull-Up Resistor	$R_{MPC6\_HARV\_DIS\_RPU}$	Harvester interaction enabled, pull-up resistor to $V_{CCINT}$ ( <a href="#">Note 2</a> )		4		$k\Omega$
SCL Clock Frequency	$f_{SCL}$	( <a href="#">Note 5</a> )	0		400	kHz
Bus Free-Time Between Stop and Start Condition	$t_{BUF}$		1.3			$\mu\text{s}$
Hold Time for a Repeated Start Condition	$t_{HD\_STA}$		0.6			$\mu\text{s}$
Setup Time for a Repeated Start Condition	$t_{SU\_STA}$		0.6			$\mu\text{s}$
Low Period of SCL Clock	$t_{LOW}$	( <a href="#">Note 6</a> )	1.3			$\mu\text{s}$
High Period of SCL Clock	$t_{HIGH}$		0.6			$\mu\text{s}$
Data-Hold Time	$t_{HD\_DAT}$	( <a href="#">Note 7</a> and <a href="#">Note 8</a> )	0		0.9	$\mu\text{s}$
Data-Setup Time	$t_{SU\_DAT}$		100			ns
Setup Time for Stop Condition	$t_{SU\_STO}$		0.6			$\mu\text{s}$
Spike Pulse Widths Suppressed by Input Filter	$t_{SP}$	( <a href="#">Note 9</a> )	50			ns
<b>SPI</b>						
SCLK Frequency	$f_{SCLK}$				10	MHz
Setup Time	$t_{CS}$		10			ns
Hold Time	$t_{CH}$		100			ns
Pulse-Width High	$t_{IDLE}$			60		ns
DIN Setup Time	$t_{DS}$		10			ns
DIN Hold Time	$t_{DH}$		20			ns
SCLK Pulse-Width Low	$t_{LOW\_SPI}$		20			ns
SCLK Pulse-Width High	$t_{HIGH\_SPI}$		20			ns

**Note 1:** All devices are 100% production tested at  $T_A = +25^{\circ}\text{C}$ . Limits over the operating temperature range are guaranteed by design.

**Note 2:**  $V_{CCINT}$  is an internal supply generated from either BAT or CAP. Its voltage is determined by the following:  
IF: [ ( $V_{CHGIN} > V_{CHGIN\_DET}$  AND  $V_{CAP} > V_{CAP\_DET}$ ) OR  $V_{CAP} > (V_{BAT} + V_{THSWOVER})$  ]  
THEN:  $V_{CCINT} = V_{CAP}$   
ELSE:  $V_{CCINT} = V_{BAT}$   
where  $V_{THSWOVER} = 0\text{mV} - 300\text{mV}$

**Note 3:** If the fuel gauge is permanently disabled ( $FG\_OTP\_ENA = 0$ ), avoid using IVMON ratio 1:1 on THM.

**Note 4:** Guaranteed by design, not production tested.

**Note 5:** Timing must be fast enough to prevent the fuel gauge from entering shutdown mode due to bus low for a period greater than the shutdown timer setting.

**Note 6:** The SCL waveform must meet the minimum clock low time plus the rise/fall times.







**Note 7:** The maximum  $t_{HD\_DAT}$  has only to be met if the device does not stretch the low period ( $t_{LOW}$ ) of the SCL signal.

**Note 8:** This device internally provides a hold time of at least 100ns for the SDA signal (see the minimum  $V_{IH}$  of the SCL signal) to bridge the undefined region of the falling edge of SCL.










**Note 9:** Filters on SDA and SCL suppress noise spikes at the input buffers and delay the sampling instant.

## Typical Operating Characteristics










( $V_{BAT} = V_{CHGOUT} = 3.7V$ ,  $C_{CHGIN\_EFF} = 1\mu F$ ,  $C_{VDIG\_EFF} = 1\mu F$ ,  $C_{CAP\_EFF} = 1\mu F$ ,  $C_{SYS\_EFF} = 10\mu F$ ,  $C_{BAT\_EFF} = 1\mu F$ ,  $C_{CHGOUT\_EFF} = 0.1\mu F$ ,  $C_{BK\_OUT\_EFF} = 10\mu F$ ,  $C_{L\_IN\_EFF} = 1\mu F$ ,  $C_{L\_OUT\_EFF} = 1\mu F$ ,  $C_{BBOUT\_EFF} = 10\mu F$ ,  $L_{BK\_OUT} = 2.2\mu H$ ,  $L_{BBOUT} = 2.2\mu H$ ,  $T_A = +25^\circ C$ , unless otherwise noted.)



( $V_{BAT} = V_{CHGOUT} = 3.7V$ ,  $C_{CHGIN\_EFF} = 1\mu F$ ,  $C_{VDIG\_EFF} = 1\mu F$ ,  $C_{CAP\_EFF} = 1\mu F$ ,  $C_{SYS\_EFF} = 10\mu F$ ,  $C_{BAT\_EFF} = 1\mu F$ ,  $C_{CHGOUT\_EFF} = 0.1\mu F$ ,  $C_{BK\_OUT\_EFF} = 10\mu F$ ,  $C_{L\_IN\_EFF} = 1\mu F$ ,  $C_{L\_OUT\_EFF} = 1\mu F$ ,  $C_{BBOUT\_EFF} = 10\mu F$ ,  $L_{BK\_OUT} = 2.2\mu H$ ,  $L_{BBOUT} = 2.2\mu H$ ,  $T_A = +25^\circ C$ , unless otherwise noted.)












( $V_{BAT} = V_{CHGOUT} = 3.7V$ ,  $C_{CHGIN\_EFF} = 1\mu F$ ,  $C_{VDIG\_EFF} = 1\mu F$ ,  $C_{CAP\_EFF} = 1\mu F$ ,  $C_{SYS\_EFF} = 10\mu F$ ,  $C_{BAT\_EFF} = 1\mu F$ ,  $C_{CHGOUT\_EFF} = 0.1\mu F$ ,  $C_{BK\_OUT\_EFF} = 10\mu F$ ,  $C_{L\_IN\_EFF} = 1\mu F$ ,  $C_{L\_OUT\_EFF} = 1\mu F$ ,  $C_{BBOUT\_EFF} = 10\mu F$ ,  $L_{BK\_OUT} = 2.2\mu H$ ,  $L_{BBOUT} = 2.2\mu H$ ,  $T_A = +25^\circ C$ , unless otherwise noted.)























( $V_{BAT} = V_{CHGOUT} = 3.7V$ ,  $C_{CHGIN\_EFF} = 1\mu F$ ,  $C_{VDIG\_EFF} = 1\mu F$ ,  $C_{CAP\_EFF} = 1\mu F$ ,  $C_{SYS\_EFF} = 10\mu F$ ,  $C_{BAT\_EFF} = 1\mu F$ ,  $C_{CHGOUT\_EFF} = 0.1\mu F$ ,  $C_{BK\_OUT\_EFF} = 10\mu F$ ,  $C_{L\_IN\_EFF} = 1\mu F$ ,  $C_{L\_OUT\_EFF} = 1\mu F$ ,  $C_{BBOUT\_EFF} = 10\mu F$ ,  $L_{BK\_OUT} = 2.2\mu H$ ,  $L_{BBOUT} = 2.2\mu H$ ,  $T_A = +25^\circ C$ , unless otherwise noted.)












( $V_{BAT} = V_{CHGOUT} = 3.7V$ ,  $C_{CHGIN\_EFF} = 1\mu F$ ,  $C_{VDIG\_EFF} = 1\mu F$ ,  $C_{CAP\_EFF} = 1\mu F$ ,  $C_{SYS\_EFF} = 10\mu F$ ,  $C_{BAT\_EFF} = 1\mu F$ ,  $C_{CHGOUT\_EFF} = 0.1\mu F$ ,  $C_{BK\_OUT\_EFF} = 10\mu F$ ,  $C_{L\_IN\_EFF} = 1\mu F$ ,  $C_{L\_OUT\_EFF} = 1\mu F$ ,  $C_{BBOUT\_EFF} = 10\mu F$ ,  $L_{BK\_OUT} = 2.2\mu H$ ,  $L_{BBOUT} = 2.2\mu H$ ,  $T_A = +25^\circ C$ , unless otherwise noted.)












( $V_{BAT} = V_{CHGOUT} = 3.7V$ ,  $C_{CHGIN\_EFF} = 1\mu F$ ,  $C_{VDIG\_EFF} = 1\mu F$ ,  $C_{CAP\_EFF} = 1\mu F$ ,  $C_{SYS\_EFF} = 10\mu F$ ,  $C_{BAT\_EFF} = 1\mu F$ ,  $C_{CHGOUT\_EFF} = 0.1\mu F$ ,  $C_{BK\_OUT\_EFF} = 10\mu F$ ,  $C_{L\_IN\_EFF} = 1\mu F$ ,  $C_{L\_OUT\_EFF} = 1\mu F$ ,  $C_{BBOUT\_EFF} = 10\mu F$ ,  $L_{BK\_OUT} = 2.2\mu H$ ,  $L_{BBOUT} = 2.2\mu H$ ,  $T_A = +25^\circ C$ , unless otherwise noted.)




( $V_{BAT} = V_{CHGOUT} = 3.7V$ ,  $C_{CHGIN\_EFF} = 1\mu F$ ,  $C_{VDIG\_EFF} = 1\mu F$ ,  $C_{CAP\_EFF} = 1\mu F$ ,  $C_{SYS\_EFF} = 10\mu F$ ,  $C_{BAT\_EFF} = 1\mu F$ ,  $C_{CHGOUT\_EFF} = 0.1\mu F$ ,  $C_{BK\_OUT\_EFF} = 10\mu F$ ,  $C_{L\_IN\_EFF} = 1\mu F$ ,  $C_{L\_OUT\_EFF} = 1\mu F$ ,  $C_{BBOUT\_EFF} = 10\mu F$ ,  $L_{BK\_OUT} = 2.2\mu H$ ,  $L_{BBOUT} = 2.2\mu H$ ,  $T_A = +25^\circ C$ , unless otherwise noted.)












( $V_{BAT} = V_{CHGOUT} = 3.7V$ ,  $C_{CHGIN\_EFF} = 1\mu F$ ,  $C_{VDIG\_EFF} = 1\mu F$ ,  $C_{CAP\_EFF} = 1\mu F$ ,  $C_{SYS\_EFF} = 10\mu F$ ,  $C_{BAT\_EFF} = 1\mu F$ ,  $C_{CHGOUT\_EFF} = 0.1\mu F$ ,  $C_{BK\_OUT\_EFF} = 10\mu F$ ,  $C_{L\_IN\_EFF} = 1\mu F$ ,  $C_{L\_OUT\_EFF} = 1\mu F$ ,  $C_{BBOUT\_EFF} = 10\mu F$ ,  $L_{BK\_OUT} = 2.2\mu H$ ,  $L_{BBOUT} = 2.2\mu H$ ,  $T_A = +25^\circ C$ , unless otherwise noted.)












( $V_{BAT} = V_{CHGOUT} = 3.7V$ ,  $C_{CHGIN\_EFF} = 1\mu F$ ,  $C_{VDIG\_EFF} = 1\mu F$ ,  $C_{CAP\_EFF} = 1\mu F$ ,  $C_{SYS\_EFF} = 10\mu F$ ,  $C_{BAT\_EFF} = 1\mu F$ ,  $C_{CHGOUT\_EFF} = 0.1\mu F$ ,  $C_{BK\_OUT\_EFF} = 10\mu F$ ,  $C_{L\_IN\_EFF} = 1\mu F$ ,  $C_{L\_OUT\_EFF} = 1\mu F$ ,  $C_{BBOUT\_EFF} = 10\mu F$ ,  $L_{BK\_OUT} = 2.2\mu H$ ,  $L_{BBOUT} = 2.2\mu H$ ,  $T_A = +25^\circ C$ , unless otherwise noted.)



( $V_{BAT} = V_{CHGOUT} = 3.7V$ ,  $C_{CHGIN\_EFF} = 1\mu F$ ,  $C_{VDIG\_EFF} = 1\mu F$ ,  $C_{CAP\_EFF} = 1\mu F$ ,  $C_{SYS\_EFF} = 10\mu F$ ,  $C_{BAT\_EFF} = 1\mu F$ ,  $C_{CHGOUT\_EFF} = 0.1\mu F$ ,  $C_{BK\_OUT\_EFF} = 10\mu F$ ,  $C_{L\_IN\_EFF} = 1\mu F$ ,  $C_{L\_OUT\_EFF} = 1\mu F$ ,  $C_{BBOUT\_EFF} = 10\mu F$ ,  $L_{BK\_OUT} = 2.2\mu H$ ,  $L_{BBOUT} = 2.2\mu H$ ,  $T_A = +25^\circ C$ , unless otherwise noted.)












( $V_{BAT} = V_{CHGOUT} = 3.7V$ ,  $C_{CHGIN\_EFF} = 1\mu F$ ,  $C_{VDIG\_EFF} = 1\mu F$ ,  $C_{CAP\_EFF} = 1\mu F$ ,  $C_{SYS\_EFF} = 10\mu F$ ,  $C_{BAT\_EFF} = 1\mu F$ ,  $C_{CHGOUT\_EFF} = 0.1\mu F$ ,  $C_{BK\_OUT\_EFF} = 10\mu F$ ,  $C_{L\_IN\_EFF} = 1\mu F$ ,  $C_{L\_OUT\_EFF} = 1\mu F$ ,  $C_{BBOUT\_EFF} = 10\mu F$ ,  $L_{BK\_OUT} = 2.2\mu H$ ,  $L_{BBOUT} = 2.2\mu H$ ,  $T_A = +25^\circ C$ , unless otherwise noted.)























( $V_{BAT} = V_{CHGOUT} = 3.7V$ ,  $C_{CHGIN\_EFF} = 1\mu F$ ,  $C_{VDIG\_EFF} = 1\mu F$ ,  $C_{CAP\_EFF} = 1\mu F$ ,  $C_{SYS\_EFF} = 10\mu F$ ,  $C_{BAT\_EFF} = 1\mu F$ ,  $C_{CHGOUT\_EFF} = 0.1\mu F$ ,  $C_{BK\_OUT\_EFF} = 10\mu F$ ,  $C_{L\_IN\_EFF} = 1\mu F$ ,  $C_{L\_OUT\_EFF} = 1\mu F$ ,  $C_{BBOUT\_EFF} = 10\mu F$ ,  $L_{BK\_OUT} = 2.2\mu H$ ,  $L_{BBOUT} = 2.2\mu H$ ,  $T_A = +25^\circ C$ , unless otherwise noted.)












( $V_{BAT} = V_{CHGOUT} = 3.7V$ ,  $C_{CHGIN\_EFF} = 1\mu F$ ,  $C_{VDIG\_EFF} = 1\mu F$ ,  $C_{CAP\_EFF} = 1\mu F$ ,  $C_{SYS\_EFF} = 10\mu F$ ,  $C_{BAT\_EFF} = 1\mu F$ ,  $C_{CHGOUT\_EFF} = 0.1\mu F$ ,  $C_{BK\_OUT\_EFF} = 10\mu F$ ,  $C_{L\_IN\_EFF} = 1\mu F$ ,  $C_{L\_OUT\_EFF} = 1\mu F$ ,  $C_{BBOUT\_EFF} = 10\mu F$ ,  $L_{BK\_OUT} = 2.2\mu H$ ,  $L_{BBOUT} = 2.2\mu H$ ,  $T_A = +25^\circ C$ , unless otherwise noted.)



( $V_{BAT} = V_{CHGOUT} = 3.7V$ ,  $C_{CHGIN\_EFF} = 1\mu F$ ,  $C_{VDIG\_EFF} = 1\mu F$ ,  $C_{CAP\_EFF} = 1\mu F$ ,  $C_{SYS\_EFF} = 10\mu F$ ,  $C_{BAT\_EFF} = 1\mu F$ ,  $C_{CHGOUT\_EFF} = 0.1\mu F$ ,  $C_{BK\_OUT\_EFF} = 10\mu F$ ,  $C_{L\_IN\_EFF} = 1\mu F$ ,  $C_{L\_OUT\_EFF} = 1\mu F$ ,  $C_{BBOUT\_EFF} = 10\mu F$ ,  $L_{BK\_OUT} = 2.2\mu H$ ,  $L_{BBOUT} = 2.2\mu H$ ,  $T_A = +25^\circ C$ , unless otherwise noted.)




( $V_{BAT} = V_{CHGOUT} = 3.7V$ ,  $C_{CHGIN\_EFF} = 1\mu F$ ,  $C_{VDIG\_EFF} = 1\mu F$ ,  $C_{CAP\_EFF} = 1\mu F$ ,  $C_{SYS\_EFF} = 10\mu F$ ,  $C_{BAT\_EFF} = 1\mu F$ ,  $C_{CHGOUT\_EFF} = 0.1\mu F$ ,  $C_{BK\_OUT\_EFF} = 10\mu F$ ,  $C_{L\_IN\_EFF} = 1\mu F$ ,  $C_{L\_OUT\_EFF} = 1\mu F$ ,  $C_{BBOUT\_EFF} = 10\mu F$ ,  $L_{BK\_OUT} = 2.2\mu H$ ,  $L_{BBOUT} = 2.2\mu H$ ,  $T_A = +25^\circ C$ , unless otherwise noted.)




( $V_{BAT} = V_{CHGOUT} = 3.7V$ ,  $C_{CHGIN\_EFF} = 1\mu F$ ,  $C_{VDIG\_EFF} = 1\mu F$ ,  $C_{CAP\_EFF} = 1\mu F$ ,  $C_{SYS\_EFF} = 10\mu F$ ,  $C_{BAT\_EFF} = 1\mu F$ ,  $C_{CHGOUT\_EFF} = 0.1\mu F$ ,  $C_{BK\_OUT\_EFF} = 10\mu F$ ,  $C_{L\_IN\_EFF} = 1\mu F$ ,  $C_{L\_OUT\_EFF} = 1\mu F$ ,  $C_{BBOUT\_EFF} = 10\mu F$ ,  $L_{BK\_OUT} = 2.2\mu H$ ,  $L_{BBOUT} = 2.2\mu H$ ,  $T_A = +25^\circ C$ , unless otherwise noted.)


BUCK-BOOST RIPPLE vs. SYS VOLTAGE




BUCK-BOOST LOAD REGULATION




BUCK-BOOST LOAD REGULATION




BUCK-BOOST LOAD TRANSIENT FAST MODE ENABLED




BUCK-BOOST LOAD TRANSIENT FAST MODE DISABLED




BUCK-BOOST RIPPLE NO LOAD




BUCK-BOOST RIPPLE MODERATE LOAD












BUCK-BOOST RIPPLE HEAVY LOAD



BUCK-BOOST SWITCHING FREQUENCY vs. LOAD




( $V_{BAT} = V_{CHGOUT} = 3.7V$ ,  $C_{CHGIN\_EFF} = 1\mu F$ ,  $C_{VDIG\_EFF} = 1\mu F$ ,  $C_{CAP\_EFF} = 1\mu F$ ,  $C_{SYS\_EFF} = 10\mu F$ ,  $C_{BAT\_EFF} = 1\mu F$ ,  $C_{CHGOUT\_EFF} = 0.1\mu F$ ,  $C_{BK\_OUT\_EFF} = 10\mu F$ ,  $C_{L\_IN\_EFF} = 1\mu F$ ,  $C_{L\_OUT\_EFF} = 1\mu F$ ,  $C_{BBOUT\_EFF} = 10\mu F$ ,  $L_{BK\_OUT} = 2.2\mu H$ ,  $L_{BBOUT} = 2.2\mu H$ ,  $T_A = +25^\circ C$ , unless otherwise noted.)




( $V_{BAT} = V_{CHGOUT} = 3.7V$ ,  $C_{CHGIN\_EFF} = 1\mu F$ ,  $C_{VDIG\_EFF} = 1\mu F$ ,  $C_{CAP\_EFF} = 1\mu F$ ,  $C_{SYS\_EFF} = 10\mu F$ ,  $C_{BAT\_EFF} = 1\mu F$ ,  $C_{CHGOUT\_EFF} = 0.1\mu F$ ,  $C_{BK\_OUT\_EFF} = 10\mu F$ ,  $C_{L\_IN\_EFF} = 1\mu F$ ,  $C_{L\_OUT\_EFF} = 1\mu F$ ,  $C_{BBOUT\_EFF} = 10\mu F$ ,  $L_{BK\_OUT} = 2.2\mu H$ ,  $L_{BBOUT} = 2.2\mu H$ ,  $T_A = +25^\circ C$ , unless otherwise noted.)


LDO2 LDO MODE TURN-ON TIME




LDO2 SWITCH MODE TURN-ON TIME




LDO2 LDO MODE TO SWITCH MODE  
MPC0 CONTROL




LDO3 LOAD REGULATION




LDO3 LOAD TRANSIENT




LDO3 LOAD TRANSIENT




LDO3 TURN-ON TIME







RTC LDO LOAD REGULATION



RTC LDO LOAD TRANSIENT




( $V_{BAT} = V_{CHGOUT} = 3.7V$ ,  $C_{CHGIN\_EFF} = 1\mu F$ ,  $C_{VDIG\_EFF} = 1\mu F$ ,  $C_{CAP\_EFF} = 1\mu F$ ,  $C_{SYS\_EFF} = 10\mu F$ ,  $C_{BAT\_EFF} = 1\mu F$ ,  $C_{CHGOUT\_EFF} = 0.1\mu F$ ,  $C_{BK\_OUT\_EFF} = 10\mu F$ ,  $C_{L\_IN\_EFF} = 1\mu F$ ,  $C_{L\_OUT\_EFF} = 1\mu F$ ,  $C_{BBOUT\_EFF} = 10\mu F$ ,  $L_{BK\_OUT} = 2.2\mu H$ ,  $L_{BBOUT} = 2.2\mu H$ ,  $T_A = +25^\circ C$ , unless otherwise noted.)





## Pin Configuration

### MAX20356



## Pin Description

PIN	NAME	FUNCTION
G1	BK1LX	Buck1 Switching LX Node. Connect a 2.2μH inductor to BK1OUT.
F1	L3OUT	LDO3 Output. Bypass with 1μF effective capacitance to ground.
E1	LSW1OUT	Load Switch 1 Output.
D1	LSW2OUT	Load Switch 2 Output.
C1	SYSBB	Buck Boost Power SYS. Connect all SYS pins by means of a SYS plane and bypass with 10μF effective capacitance to ground.
B1	BBLVLX	Buck Boost Switching Node 1. Connect 2.2μH inductance to BBHVLX.
A1	BBHVLX	Buck Boost Switching Node 2. Connect 2.2μH inductance to BBLVLX.
G2	SYSBK1	Buck1 Power SYS. Connect all SYS pins by means of a SYS plane and bypass with 10μF effective capacitance to ground.
F2	L3IN	LDO3 Input. Bypass with 1μF to ground.
E2	LSW1IN	Load Switch 1 Input.

D2	LSW2IN	Load Switch 2 Input.
C2	LSW3IN	Load Switch 3 Input.
B2	LSW3OUT	Load Switch 3 Output.
A2	BBGND	Buck Boost Power Ground. Connect all ground pins with a ground plane.
G3	BK1GND	Buck1 Power Ground. Connect all the ground pins with a ground plane.
F3	BK1OUT	Buck1 Regulator Sensing Output. Bypass to GND according to the <a href="#">Buck Output Capacitor Selection</a> section.
E3	INT	Interrupt Open-Drain Active-Low Output.
D3	MPC1	Multipurpose I/O 1.
C3	MPC0	Multipurpose I/O 0.
B3	MPC4	Multipurpose Pin 6.
A3	BBOUT	Buck Boost Regulator Output. Bypass to ground according to the <a href="#">Buck-Boost Output Capacitor Selection</a> section.
G4	RTC_LDO	RTC LDO Output. Bypass RTC_LDO with 1 $\mu$ F effective capacitance to ground.
F4	PFN2	Configurable Power-Mode Control Pin (e.g., $\overline{\text{KOUT}}$ ).
E4	$\overline{\text{RST}}$	Reset Open-Drain Output.
D4	MPC2	Multipurpose I/O 2.
C4	IVMON	Voltages and Charging Current Monitor Mux Output.
A4, B4	CHGIN	+28V/-5.5V Protected Charger Input. Bypass with 1 $\mu$ F to ground.
G5	VDIG	Internal 1.8V Reference. Bypass with 1 $\mu$ F to ground.
F5	PFN1	Configurable Power-Mode Control Pin (e.g., $\overline{\text{KIN}}$ ).
E5	DGND	Digital Ground. Connect all the ground pins with a ground plane.
D5	GSUB	Substrate Ground. Connect all the ground pins with a ground plane.
C5	AGND	Analog Ground. Connect all the ground pins with a ground plane.
A5, B5	SYS	System Load Connection. Connect all SYS pins by means of a SYS plane and bypass with 10 $\mu$ F effective capacitance to ground.
G6	L2OUT	LDO2 Output. Bypass with 1 $\mu$ F effective capacitance to ground.
F6	L2IN	LDO2 Input. Bypass with 1 $\mu$ F to ground.
E6	MPC3	Multipurpose I/O 3.
D6	CAP	Internal Reference Supply. Bypass with 1 $\mu$ F real capacitance (after derating) to GND.
C6	MPC5	Multipurpose I/O 5.
A6, B6	CHGOUT	Charger Output. Bypass with 0.1 $\mu$ F effective capacitance to ground. Connect to BAT through the FG sense resistor (external or integrated) or directly.
G7	BK3OUT	Buck3 Regulator Sensing Output. Bypass BK3OUT to ground according to the <a href="#">Buck Output Capacitor Selection</a> section.
F7	SCL	I <sup>2</sup> C Serial Input Clock.
E7	SDA	I <sup>2</sup> C Serial Data Input/Open-Drain Output.
D7	MPC6	Multipurpose I/O 6.
C7	CSP/FG_T ST	Fuel Gauge Sensing Resistor Positive Point. Kelvin connect to sense resistor.
B7	RSP	Internal Sense Resistor Forcing Positive Pin.
A7	BK2OUT	Buck2 Regulator Sensing Output. Bypass to ground according to the <a href="#">Buck Output Capacitor Selection</a> section.
G8	BK3GND	Buck3 Power Ground. All ground pins must be connected on the PCB using a low-impedance trace, or on the GND plane.
F8	L1IN	LDO1 Input. Bypass with 1 $\mu$ F to ground.

E8	THM	Battery Thermistor Connection.
D8	MPC7	Multipurpose I/O 7.
C8	RSN/CSN	Internal Sense Resistor Negative Forcing Pin/Fuel Gauge Current Negative Sensing Point. Kelvin connect to external sense resistor.
B8	RSP_S	Internal Sense Resistance Positive Sensing Point.
A8	BK2GND	Buck2 Power Ground. Connect all the ground pins with a ground plane.
G9	BK3LX	Buck3 Switching LX Node. Connect 2.2μH to BK3OUT.
F9	SYSBK3	Buck3 Power SYS. All SYS pins must be connected on the PCB using a low-impedance trace or SYS plane. Bypass the common node with a minimum 10μF real capacitance (after derating) to GND.
E9	L1OUT	LDO1 Output. Bypass with 1μF effective capacitance to ground.
D9	$\overline{\text{ALRT}}$	Alert Output. Open-drain active-low which indicates fuel gauge alert. Connect to ground if not used.
C9	BAT	Power Supply and Battery Voltage Sensing Input. Connect to positive battery terminal and bypass with 1μF effective capacitance.
B9	SYSBK2	Buck2 Power SYS. All SYS pins must be connected on the PCB using a low-impedance trace or SYS plane. Bypass the common node with a minimum 10μF real capacitance (after derating) to GND.
A9	BK2LX	Buck2 Switching LX Node. Connect 2.2μH to BK2OUT.

## Detailed Description

The MAX20356 is a highly integrated and programmable power-management solution designed for ultra-low-power wearable applications. It is optimized for size and efficiency to enhance the value of the end product by extending battery life and shrinking the overall solution size. A flexible set of power-optimized voltage regulators including multiple buck converters, a buck-boost converter, and linear regulators provide a high level of integration and the ability to create a fully optimized power architecture. The quiescent current of each regulator is ultra-low, targeted at extending battery life in always-on applications.

The MAX20356 includes a complete battery-management solution with battery seal, charger, power path, and fuel gauge. Both thermal management and input protection are built into the charger. The device also includes a factory-programmable button controller with multiple inputs that are customizable to fit specific product user requirements. A low noise, 1.5W buck-boost converter provides highly efficient, low noise power conversion required for the LEDs used in optical heart-rate systems. The device is configurable through an I<sup>2</sup>C interface that allows for programming various functions and reading the device status, including the ability to read temperature and supply voltages through the monitor multiplexer.

This device is available in a 63-bump, 0.5mm pitch, 3.71mm x 4.48mm, wafer-level package (WLP) and operates over the -40°C to +85°C extended temperature range.

## Power Regulation

The MAX20356 features three high-efficiency, low-quiescent current buck regulators (see the [Buck Regulators](#) section), a buck-boost regulator (see the [Buck-Boost Regulator](#) section), three low-quiescent current, low-dropout linear regulators (LDOs) (see the [LDOs](#) section), one low-quiescent current RTC low-dropout linear regulator, and three dedicated load switches (see the [Load Switches](#) section). Excellent light-load efficiency allows the switching regulators to run continuously without significant energy cost. The buck and buck-boost can operate in a fixed peak current mode for low-current applications or an adaptive peak-current mode to improve load regulation, extend the high-efficiency range, and minimize capacitor size when more current is required.

## Dynamic Voltage Scaling

All of the MAX20356 regulators (except fast transient LDO3) feature dynamic voltage scaling (DVS) to scale the output voltage without disabling the converter. The regulator output voltages are set by direct I<sup>2</sup>C writes to the corresponding VSet register. In addition to I<sup>2</sup>C DVS, the buck regulators feature two additional control methods for applications where timing is critical: GPIO DVS and SPI DVS. Note that the output-voltage slew rate remains the same in all DVS modes.

Buck DVS transitions maximize the output-voltage slew rate while controlling inrush current for devices that require fast voltage transitions. The other regulators minimize inrush current by limiting the output-voltage slew rate. A typical DVS transition on a buck regulator has a rise time of 10μs.

## DVS Mode 0 (I<sup>2</sup>C DVS Mode)

DVS Mode 0 configures the regulator outputs to be controlled by I<sup>2</sup>C. If Buck\_DvsCfg = 00000 (see the Buck1DvsCfg, Buck2DvsCfg, and Buck3DvsCfg bits), the output voltage of that regulator is controlled by I<sup>2</sup>C writes to the Buck\_VSet bitfield (see the Buck1VSet, Buck2VSet, and Buck3VSet bits). Note that a regulator in I<sup>2</sup>C DVS mode must be unlocked before modifying the output voltage. Regulators are unlocked by setting their lock mask bit to 0 in LockMsk1 (see the LockMsk1 bit) and writing the unlock password 0x55 to the LockUnlock1 register (see the LockUnlock1 register).

## DVS Mode 1 (GPIO DVS Mode)

In DVS Mode 1, two MPC inputs select the regulator output from four programmed values. To configure a regulator output for GPIO mode, set the corresponding Buck\_DvsCfg bits (see the Buck1DvsCfg, Buck2DvsCfg, and Buck3DvsCfg bits) to any value between 00001 and 11100. Each code selects a different pair of MPC\_ pins to control the regulator. See the Buck\_DvsCfg register descriptions (see the Buck1DvsCfg, Buck2DvsCfg, and Buck3DvsCfg bits) for details on which MPC inputs are used for a code. In each case, the first MPC listed controls the lower bit and the second MPC controls the higher bit.

The four Buck\_DvsVlt\_ bitfields (see the Buck1DvsVlt0, Buck1DvsVlt1, Buck1DvsVlt2, Buck1DvsVlt3, Buck2DvsVlt0, Buck2DvsVlt1, Buck2DvsVlt2, Buck2DvsVlt3, Buck3DvsVlt0, Buck3DvsVlt1, Buck3DvsVlt2, and Buck3DvsVlt3 bits) are loaded with the corresponding regulator's factory-default voltage when the MAX20356 first powers on. After the start-up process, each 6-bit output-voltage level can be programmed using the I<sup>2</sup>C for each converter in the Buck\_DvsVlt\_

bitfields. As the MPC inputs change, the regulator output adjusts to the newly selected level as shown in [Figure 1](#). Voltage levels are selected as shown in [Table 1](#).

**Table 1. DVS Mode 1 Voltage Selection**

GPIO1	GPIO0	DVS VOLTAGE
0	0	Vlt0
0	1	Vlt1
1	0	Vlt2
1	1	Vlt3




Figure 1. DVS Mode 1, GPIO Control

### SPI DVS Mode (DVS Mode 2)

In DVS Mode 2, the regulator voltages are changed by writing command bytes to a 3-wire SPI interface. The SPI interface uses the MPC0, MPC1, and MPC2 pins. MPC0 becomes the active-low chip select pin  $\overline{CS}$ , MPC1 becomes the clock SCLK with polarity 0, and MPC2 becomes the data input pin DIN. Data is clocked in on the SCLK rising edge. The maximum SPI clock frequency is 8MHz. A command byte comprises two address bits (ADD[1:0]) that select the regulator and six voltage bits (VLT[5:0]) that set the voltage. [Figure 2](#) shows how data is clocked in SPI mode.

The output voltage is latched on the 8th rising edge of the clock. Note that voltages set by the SPI interface are mirrored in the Buck\_SPIVlt bitfields for each converter and readback must be done over I<sup>2</sup>C. [Figure 3](#) shows two regulators controlled in DVS Mode 2.

The DVS SPI interface supports single-byte and burst-mode data transfer. In single-byte mode,  $\overline{CS}$  goes high after each command byte is transferred. In burst-mode, all command bytes are written to the MAX20356 before  $\overline{CS}$  returns high. [Figure 4](#) shows how data is written in both modes.




Figure 2. DVS Mode 2, SPI Timing




Figure 3. DVS Mode 2, SPI Control




Figure 4. Single-Byte and Burst-Mode SPI Access

### Dedicated DVS Interrupts

To quickly alert a host processor when a DVS transition is complete, the MAX20356 features the option to configure the MPC0–MPC6 pins as dedicated PGOOD interrupts. To configure the dedicated interrupt, write the desired BK\_MPC\_Sel bit(s) in registers 0x7B–0x7D. Additionally, interrupts signalling changes in the ADC, and USBOK statuses are available as dedicated MPC interrupts as well.

### Buck Converter DVS Options

The MAX20356 buck converters feature two DVS valley current settings that can be selected using the Buck\_DVSCur bits. Both 500mA and 1A settings are available. The 500mA valley-current setting offers a slightly slower transition time while minimizing the voltage overshoot that can occur due to demagnetization of the inductor at the end of the transition. The 1A valley-current setting offers the fastest DVS transition time, but can exhibit overshoot due to inductor demagnetization. Care should be taken that the overshoot is not potentially damaging to downstream devices.

### LDOs

The MAX20356 features four integrated LDOs:

- LDO1 and LDO2 are standard low quiescent current LDOs.
- LDO3 is a low quiescent current LDO with ultra-fast transient response that is optimized for use in biosensing applications.
- The RTC LDO is a low quiescent current LDO that is optimized to supply power for a real time clock or dedicated always-on power supply to a microcontroller at either 1.2V or 1.8V. See the [Electrical Characteristics](#) section for detailed specifications on each LDO.

### LDO Output Capacitance Selection

The LDOs on MAX20356 are designed to operate with a minimum of 1 $\mu$ F of effective capacitance on the output. Capacitance derating with DC voltage bias and other factors should be taken into consideration when making the capacitor selection.

### LDO2 MPC0 Control

LDO2 can be enabled using an MPC input and are configurable as load switches. Setting the LDO2\_MPC0CNT (see bit: LDO2\_MPC0CNT) bit to 1 configures LDO2 to be controlled by MPC0 based on the state of LDO2\_MPC0CNF (see bit: LDO2\_MPC0CNF). If LDO2\_MPC0CNF = 0, MPC0 changes LDO2 between LDO mode and switch mode. If LDO2\_MPC0CNF = 1, then MPC0 enables or disables LDO2 in switch mode. See [Table 2](#) for LDO2 MPC0 control detail. Using this MPC control allows the state of LDO2 to be changed much more quickly than through I<sup>2</sup>C writes on the order of microseconds. Rapid control of LDO2 supports applications that require minimal delays. For example, quickly increasing the LDO2 output voltage by changing from LDO mode to switch mode reduces the time required for an application processor to transition from a low-power sleep mode to a higher-voltage active state.

**Table 2. LDO2 MPC0 Control**

LDO2En	LDO2_MPC0CNF	LDO2_MPC0CNT	MPC0 CONTROL
00	1	1	MPC0 control switch mode on/off
01	0	1	MPC0 control LDO mode or switch mode
	1	1	
10	1	1	MPC0 control switch mode on/off
11	1	1	MPC0 control switch mode on/off

### Internal Switchover for LDO1 Always-On Power

To power LDO1 when no battery voltage is present, an internal switchover circuit is available. This switchover circuit requires that the LDO be bypassed at the L1IN node by 1 $\mu$ F of capacitance. The L1IN node must otherwise be left unconnected. The switchover circuit automatically powers the LDO from a regulated voltage off of CHGIN so that it is powered even if no battery is present. This option can be enabled by default at the factory or left disabled by default. Either way, the behavior is programmable by I<sup>2</sup>C after startup. This function is intended to support an output voltage of 1.8V or lower and a load current of 100 $\mu$ A (max) or smaller. The R<sub>ON\_L1IN</sub> specification in the [Electrical Characteristics](#) section is used to generate the worst-case output-power capability based on the minimum input voltage from V<sub>CCINT</sub> (see [Note 2](#)), maximum output voltage of LDO1, and the maximum on-resistance. LDO1 can be always-on if the LDO1Seq is 001 in OTP.

### Fast Transient LDO

The MAX20356 is equipped with a fast transient LDO3 for use of AFE sensors. If any LDO3 fault occurs, the LDO3 autoretry after 1 second.

### RTC LDO

The MAX20356 features a new RTC LDO which can be configured as an always-on regulator. To have RTC LDO enabled as always on, register bits MiscFunc[1] and LDO4Seq bits must be set to 0 and 001.

To use RTC LDO always-on feature, the MiscFunc[1] needs to be set to 0 by OTP and also 0 when entering different mode. Otherwise, if the MiscFunc[1] is 1 by OTP, the LDO4 state gets reset to default when enter off/hard-reset/soft-reset (if SftRstCfg=Reset Regs)/battery recovery mode. If MiscFunc[1] is 0 by OTP, the LDO4 state is kept when enter off/hard-reset/soft-reset/battery recovery mode.

### Load Switches

The MAX20356 load switches allow a system to disconnect loads when inactive to reduce quiescent current. To limit inrush on enabled, each load switch initially behaves as a constant current source with the  $I_{SW\_START}$  value. Current mode remains until the switch output is charged to meet the condition  $V_{SW\_IN} - V_{SW\_OUT} < V_{SW\_PROT}$ . Once the condition is met, the switch turns fully on and connects LSW\_IN to LSW\_OUT. If this condition is not met within the startup time-out  $t_{STUP\_LSW}$ , the switch attempts to turn on after a retry delay  $t_{RETRY\_LSW}$ .

Both switches feature optional voltage protection to prevent overcurrent. A protection comparator monitors the difference between the input and output voltages. If the difference exceeds  $V_{SW\_PROT}$ , the switch is opened to protect downstream circuitry. The comparator can be disabled with the LSW\_LowIq bit to reduce quiescent current if the upstream power supply has its own overcurrent protection. Be aware that by disabling the protection comparator, the current during a short circuit to GND could be 6A typical.

### Buck-Boost Regulator

The MAX20356 buck-boost regulator provides a low-ripple voltage rail that can be used for voltage regulation near or above the battery voltage. The buck-boost is sized to be ideal in powering LEDs used in photoplethysmography (PPG) systems. This includes PPG systems with short wavelength LEDs that require large forward voltage drops. The buck-boost topology as well as the dynamic voltage scaling capabilities allow the user to adjust the output voltage to accommodate as little headroom on the LED current sink as possible to maximize efficiency.

Several other controls help to optimize the efficiency and output noise of the regulator. These include peak current control and automatic peak and valley current adjustment. Additionally, the buck-boost regulator can operate in buck-only mode to increase efficiency when  $V_{BBOUT}$  is much lower than  $V_{SYS}$ .

### Buck-Boost Inductor Selection

Inductor selection for the MAX20356 should be optimized for the intended application. A 2.2μH inductor value is required for this buck-boost. Aside from the inductor value physical size, DC resistance (DCR), maximum average current, and saturation current are the primary factors to consider. The maximum average inductor current is obtained using the following equation:

$$I_{L\_MAX} = \frac{V_{OUT\_MAX} \times I_{OUT\_MAX}}{\eta \times V_{IN\_MIN}}$$

Where:

$V_{OUT\_MAX}$  = Maximum expected operating voltage.

$I_{OUT\_MAX}$  = Maximum expected output current.

$V_{IN\_MIN}$  = Minimum expected operating input voltage.

$\eta$  = Expected worst-case efficiency in the minimum input voltage and maximum output power case (see the [Typical Operating Characteristics](#) section for help in estimating efficiency).

The average inductor current calculated above dictates the required maximum average current for temperature rise on the inductor. To determine the required inductor saturation current, the peak current must be calculated. The worst case peak current for this converter can be calculated as the higher value of:



$$I_{L\_PEAK\_CCM} = I_{L\_MAX} + \frac{1.15 \times (BBstIPSet1 + BBstIPSet2)}{2} + 100mA$$

and

$$I_{L\_PEAK\_DCM} = 1.15 \times (BBstIPSet1 + BBstIPSet2) + 100mA$$

If  $I_{L\_PEAK}$  is expected to occur when  $V_{IN}$  is lower than  $V_{OUT}$  by at least 100mV, a less pessimistic assumption can be taken as the lower of:

$$I_{L\_PEAK\_CCM} = I_{L\_MAX} + \frac{1.15 \times BBstIPSet1}{2} + 100mA$$

and

$$I_{L\_PEAK\_DCM} = 1.15 \times BBstIPSet1 + 100mA$$

Where:

BBstIPSet1 and BBstIPSet2 are the peak current settings.

When selecting an inductor, one primary factor in achieving high efficiency is the DCR of the inductor. For maximum efficiency, select an inductor with the lowest DCR possible in the required package size. Another factor to consider is magnetic losses. Generally, magnetic losses are lower in inductors with larger physical size and/or higher saturation current ratings. In most cases, ferrite inductors should be avoided as they tend to exhibit poor AC characteristics, especially in DCM. See [Table 3](#) for inductor recommendations for a given optimization parameter.

**Table 3. Recommended Inductors**

OPTIMIZATION PARAMETERS	VENDOR	PART NUMBER
Efficiency	Murata	DFE201610E-2R2M
Size	Murata	DFE18SBN2R2MEL

### Buck-Boost Output Capacitor Selection

The buck-boost is designed to be compatible with small case-size ceramic capacitors. As such, the device has low output capacitance requirements to accommodate the steep voltage derating of 0603 and 0402 (imperial) case-size capacitors. The sample derating curve in [Figure 5](#) shows the required minimum capacitance for the BBOUT node.




Figure 5. Buck-Boost Required Minimum Output Capacitance

### Architecture and Switching Phases

The buck-boost comprises a typical noninverting buck-boost topology. [Figure 6](#) illustrates the regulator's basic structure with arrows showing the current flow in each switching phase. Depending on the register settings and input-to-output voltage relationship, the buck-boost sequences through the switching phases below in a particular order to deliver charge to the output. At most, two switches are on in any given phase.

- Phase 1: MP1 on, MP2 on. Inductor charges.
- Phase 2: MP1 on, MN2 on. Inductor charges.
- Phase 3: MN1 on, MP2 on. Inductor discharges.
- Phase 4: MN1 on, MN2 on. Freewheeling.

The buck-boost features a frequency comparator to monitor its switching frequency. Switching frequency increases as the load current increases. Under light loads, the buck-boost optimizes its feedback loop for low quiescent current. When load requirements increase the switching frequency to the  $f_{HIGH}$  threshold, the low-quiescent current mode is disabled to improve response time. The transition above this threshold generates a discontinuity in the output-voltage ripple. If the transition occurs at a sensitive current causing noise on the output at a critical frequency, adjustment of the  $f_{HIGH}$  threshold is recommended with the trade-off of a slight decrease in light load efficiency. The  $f_{HIGH}$  threshold is set by the BBFHighSh setting in the BBstCfg1 register (see the BBstCfg1 register). Hysteresis prevents the buck-boost regulator from resuming the low-quiescent current mode until the switch frequency decreases to  $f_{HIGH}/4$ .




Figure 6. Buck-Boost Regulator and Switching Phases

### Buck-Boost Mode

When BBstMode (register 0x55[1]) is 0, the regulator operates in buck-boost mode. The inductor charges in phase 2 up to BBstIPSet1 (register 0x57[3:0]). This minimizes noise when  $V_{SYS}$  is close to  $V_{BBOUT}$ . The buck-boost then transitions to phase 1. If  $V_{SYS} > V_{BBOUT}$ , the inductor continues charging until either the current reaches  $BBstIPSet1 + BBstIPSet2$  (register 0x57[7:4]) or after a 500ns delay. If  $V_{SYS} \leq V_{BBOUT}$ , the buck-boost waits for the 500ns delay to elapse or until the current drops to the valley limit. Next, the regulator enters phase 3 to discharge the inductor current to the valley limit. When the inductor current reaches the valley-current crossing threshold or falls below 0, the regulator freewheels in phase 4 until the next charge phase. When operating in continuous conduction mode (CCM), the buck-boost enters phase 4 for approximately 30ns if BBZCCmpEnb = 1. The buck-boost skips phase 4 when operating in CCM and BBZCCmpEnb = 0. The valley behavior is determined by BBZCCmpEnb (register 0x58[4]). [Figure 7](#) shows the inductor current in buck-boost mode.




Figure 7. Buck-Boost Inductor Current in Buck-Boost Mode

### Buck-Only Mode

To maximize efficiency when  $V_{SYS} > V_{BBOUT}$ , the buck-boost regulator has a buck-only mode. When  $BBstMode = 1$ , the regulator behaves as a synchronous buck regulator. The inductor charges in phase 1 until the inductor current reaches  $BBstIPSet1$ . The regulator then transitions to phase 3 to provide a path to deliver the inductor current to the output. [Figure 8](#) shows the inductor current in buck-only mode.

Buck-only mode reduces switching losses present in buck-boost mode. Buck-only mode should be used when  $V_{BBOUT}$  is always less than  $V_{SYS}$  to maximize efficiency.




Figure 8. Buck-Boost Inductor Current in Buck-Only Mode

### Buck-Boost Inductor Peak and Valley Current Limits

The buck-boost regulator monitors the maximum and minimum values of the inductor current. Peak and valley currents can be fixed to the values in  $BBstIPSet\_$  and  $0mA$ , respectively (see the  $BBstIPSet1$  and  $BBstIPSet2$  bits), or allowed to change based on load requirements if  $BBstIPadPENb = 0$  (see the  $BBstIPadPENb$  bit).

Peak currents are set in the  $BBstIPSet$  register (see the  $BBstIPSet$  register).  $BBstIPSet1$  controls the peak current when  $V_{SYS} < V_{BBOUT}$  and when the regulator is in buck-only mode.  $BBstIPSet2$  sets a secondary current limit when  $V_{SYS} > V_{BBOUT}$  in buck-boost mode. The total inductor current limit when  $V_{SYS} > V_{BBOUT}$  is  $BBstIPSet1 + BBstIPSet2$ . The buck-boost regulator transitions from phase 1 to phase 3 if the inductor current reaches  $BBstIPSet1 + BBstIPSet2$  or if the 500ns timeout has elapsed. Minimizing the difference between  $BBstIPSet1$  and  $BBstIPSet2$  reduces the output ripple, but decreases efficiency. Care must be taken to optimize the peak current settings to keep a low output ripple while maximizing efficiency. [Figure 9](#) presents the safe operating area of  $BBstIPSet2$  with respect to  $BBstIPSet1$ . Selecting values lower than those of [Figure 9](#) for a given value can reduce efficiency and increase output ripple. [Figure 10](#) is a graphical guide to selecting combinations of  $BBstIPSet1$  and  $BBstIPSet2$  to maximize efficiency for specific  $BBstVSet$  values.

To maximize the ease of implementation, the peak current settings of the buck-boost regulator are automatically adjusted to the settings shown in [Figure 10](#) for a given output voltage when  $BBstIPSetLookUpb = 0$ . If a different peak current setting is desired, the  $BBstIPSetLookUpb = 1$  setting must be selected. Only then will  $BBstIPSet1$  and  $BBstIPSet2$  have an effect (see the  $BBstIPSetLookUpb$  bit). When  $BBstIPadPENb = 0$  (see the  $BBstIPadPENb$  bit), the regulator automatically increases the peak current limits when the load increases to improve load regulation and efficiency at high loads. When  $BBZCCmpEnB = 1$  (see the  $BBZCCmpEnB$  bit), the buck-boost operates with peak and valley current limits. In discontinuous conduction mode (DCM), the valley limit is  $0mA$  and it acts as a zero crossing. In CCM, the peak and valley limits are automatically adjusted by the voltage loop if  $BBstIPadPENb = 0$  (see the  $BBstIPadPENb$  bit). However, when  $BBZCCmpEnB = 0$  (see the  $BBZCCmpEnB$  bit), the buck-boost operates with peak, valley, and zero crossing

current limits. The zero crossing limit is fixed at 0mA while the peak and valley limits are adjusted by the voltage loop if  $BBstIPadPENb = 0$  (see the  $BBstIPadPENb$  bit).

In DCM, the valley current limit is negative so the end of phase 1 or 3 is determined by the zero-crossing current. In CCM, the valley current limit is  $\geq 0mA$  if  $BBZCCmpEnB = 0$  (see the  $BBZCCmpEnB$  bit). The end of phase 1 or 3 is therefore determined by the valley current comparator.

Disabling the zero current crossing comparator reduces the buck-boost output ripple. Enabling the comparator improves EMI in CCM by removing the phase 4 stage in CCM mode that is otherwise present when  $BBZCCmpEnB = 1$  (see the  $BBZCCmpEnB$  bit).




Figure 9. Minimum  $BBstIPSet2$  Limit for a Given  $BBstIPSet1$  Setting




Figure 10. Recommended  $BBstIPSet1$  and  $BBstIPSet2$  Settings

## Buck Regulators

The MAX20356 includes three low-power 400mA buck regulators. All of the buck regulators operate in a pulse-frequency modulation (PFM) scheme with peak and valley current control. At light loads, the buck converters operate in discontinuous conduction mode (DCM) to maximize efficiency. The buck regulators have minimum and maximum capacitance requirements. The effective output capacitance of each buck should fall within these limits to guarantee stable operation. [Figure 11](#) illustrates the minimum and maximum capacitance for each output-voltage setting.

## Buck Inductor Selection

Inductor selection for the MAX20356 should be optimized for the intended application. A 2.2μH inductor value is strongly preferred for these buck converters. A 1μH inductor is acceptable, but results in decreased efficiency with only marginal load transient response benefits. Aside from the inductor-value physical size, DC resistance (DCR), maximum average current, and saturation current are the primary factors to consider. The maximum average inductor current is simply equal to the maximum output current expected in the application.

The average inductor current calculated above dictates the required maximum average current for temperature rise on the inductor. To determine the required inductor saturation current, the peak current must be calculated. The peak current for this converter can be calculated as the higher value of the following equations:

$$I_{L\_PEAK\_CCM} = I_{L\_MAX} + \frac{1.15 \times Buck\_ISet}{2} + 100mA$$

and

$$I_{L\_PEAK\_DCM} = 1.15 \times Buck\_ISet + 100mA$$

Where:

Buck\_ISet is the peak current setting for the relevant buck converter and I<sub>L\_MAX</sub> is the maximum expected load current on the converter.

When selecting an inductor, one primary factor in achieving high efficiency is the DCR of the inductor. For maximum efficiency, select an inductor with the lowest DCR possible in the required package size. Another factor to consider is magnetic losses. Generally, magnetic losses are lower in inductors with larger physical size and/or higher saturation current ratings. In most cases, ferrite inductors should be avoided as they tend to exhibit poor AC characteristics, especially in DCM. See [Table 4](#) for inductor recommendations for a given optimization parameter.

**Table 4. Recommended Inductors Buck**

OPTIMIZATION PARAMETERS	VENDOR	PART NUMBER
Efficiency	Murata	DFE201610E-2R2M
Size	Murata	DFE18SBN2R2MEL

## Buck Output Capacitor Selection

The bucks are designed to be compatible with small case-size ceramic capacitors. Therefore, the device has low output capacitance requirements to accommodate the steep voltage derating of 0603 and 0402 (imperial) case-size capacitors. Additionally, there is a maximum output capacitance requirement to maintain stability. The required minimum and maximum capacitance requirements in [Figure 11](#) show the required capacitance for the BK\_OUT node.




Figure 11. Buck Required Minimum and Maximum Capacitance to Guarantee Stability

### Buck Inductor Peak and Valley Current Limits

When a buck regulator is in DCM, the inductor's minimum current threshold ( $I_{VALLEY}$ ) is 0mA and the inductor's peak current threshold ( $I_{PEAK}$ ) is set automatically to the optimal value (as shown in [Figure 12](#)) by the regulator's automatic look-up table or by the Buck\_ISet register (see the Buck1ISet, Buck2ISet, and Buck3ISet bits) if Buck\_ISetLookUpb = 1 (see the Buck1ISetLookUpb, Buck2ISetLookUpb, and Buck3ISetLookUpb bits). In this mode, as the load increases the switching frequency also increases in accordance with the PFM control scheme.

As the load continues to increase, the switching frequency of the buck regulator eventually reaches approximately 1.1MHz. At this point, if the buck regulator adaptive current setting is enabled (Buck\_EnBIADPT = 0) (see the Buck1EnBIADPT, Buck2EnBIADPT, and Buck3EnBIADPT bits)  $I_{PEAK}$  and  $I_{VALLEY}$  shift upward maintaining a roughly constant offset between themselves (set by the inductor peak current setting described in the first paragraph above). Once the valley current begins to increase, the regulator is operating in continuous conduction mode (CCM) as the inductor is no longer discharged completely to 0mA. The slope of the switching frequency flattens and rises only marginally for the remainder of the load range. This control scheme seeks to balance both the ohmic losses arising from the peak current level and the switching losses incurred by driving the gates of the FETs, extending load regulation and high efficiency over a wider range of loads.

If the adaptive current setting is disabled (Buck\_EnBIADPT = 1) (see the Buck1EnBIADPT, Buck2EnBIADPT, and Buck3EnBIADPT bits), the switching frequency continues to rise until the regulator reaches critical conduction mode. As the load increases past critical conduction mode, the switching frequency saturates and the buck regulator behaves as a current source. This results in increased load regulation error at the output of the regulator.




Figure 12. Optimal Peak Current Setting vs. Output Voltage

### Adjustments to Manipulate Buck Switching Frequency

In some applications, the buck output-voltage ripple can generate noise at frequencies that interfere with sensitive analog circuitry. The adjustable peak current of the MAX20356 provides the flexibility to shift the ripple frequency out of the sensitive frequency ranges when the regulator is in DCM mode. Increasing the peak current delivers more charge to the output capacitor in a switching cycle, thereby decreasing the number of times the output capacitor requires charging to supply the same load. In this case, the output ripple frequency decreases for a given load current and shifts below sensitive, high-frequency ranges. Conversely, decreasing the peak current increases the switching frequency for a given load current to prevent injecting noise in sensitive, low-frequency ranges.

Note that increasing the peak current results in higher ohmic losses, which can lower efficiency and increased output-voltage ripple amplitude. Decreasing the peak current incurs higher switching losses, which can lower the efficiency. See the [Typical Operating Characteristics](#) section.

To maximize the ease of implementation, the peak current settings of the buck regulator can be automatically adjusted to the optimal settings for a given output voltage. When Buck\_ISetLookUpb = 0 (see the Buck1ISetLookUpb, Buck2ISetLookUpb, and Buck3ISetLookUpb bits), the MAX20356 updates the peak current settings when the output voltage of the buck regulator is changed in any DVS mode. If an application requires independent peak current control, the Buck\_ISetLookUpb = 1 setting (see the Buck1ISetLookUpb, Buck2ISetLookUpb, and Buck3ISetLookUpb bits) disables the automatic update function.

### Power Switch and Reset Control

The MAX20356 features a power switch that provides the ability to execute a reset sequence or to turn off the main system power and enter off or seal mode to extend battery life. In off mode, the SYS node and all PMIC outputs are turned off except LDO4 (RTC LDO) when it is configured as always on (MiscFunc[1]=0 by OTP), either by the LDO4Seq (see the LDO4Seq bit) or when it is kept on before entering off mode. The LDO1 can be always on if the LDO1Seq (see the LDO1Seq bit) is set to always on by OTP. In seal mode, all regulators and the SYS node are turned off. Seal mode is the lowest-quiescent current mode of the MAX20356 and maximizes battery life when a product cannot be used for an extended period, such as when shipping from the factory to a retailer. More details on the power modes can be found in the [PMIC Power Modes](#) section.

Shutdown and reset events are triggered by an external control using the power function (PFN) control inputs, I<sup>2</sup>C commands, or if other conditions are met. The behavior of the PFN pins is preconfigured to support one of the multiple types of wearable application cases. [Table 5](#) describes the behavior of the PFN1 and PFN2 pins based on the PwrRstCfg bits (see PwrRstCfg in [Table 5](#)), while [Figure 13](#) through [Figure 21](#) show the state diagrams associated with each mode.

A soft-reset sends a 10ms pulse on  $\overline{\text{RST}}$  and either leaves register settings unchanged or resets them to their default values depending on the device version (see the SftRstCfg bit). A hard reset on any device initiates a complete power-on reset (POR) sequence.

Devices with HrvEn = 0 enter seal mode on cold boot (battery attach with no CHGIN present). Devices with HrvEn = 1 enter battery recovery (BR) mode on cold boot. When the MAX20356 is in on mode, it enters off/seal/BR mode after receiving the PWR\_OFF\_CMD/PWR\_SEAL\_CMD/PWR\_BR\_CMD I<sup>2</sup>C command in the PwrCmd register (see the PwrCmd register), respectively. When the device detects a valid PFN signal it enters off mode or BR mode based on the PwrRstCfg and HrvEn setting.

The MAX20356 exits off/seal mode and turns the main power back on when there is a qualified PFN1 signal for PwrRstCfg settings where PFN1 is  $\overline{\text{KIN}}$ , or when a valid voltage is applied to CHGIN. In the powered-on state, the SYS node is enabled and other functions can be controlled through the I<sup>2</sup>C registers. [Figure 22](#) and [Figure 23](#) illustrate a complete boot sequence coming out of off/seal mode.






Figure 13. PwrRstCfg 0000, 0001




Figure 14. PwrRstCfg 0010, 0011




Figure 15. PwrRstCfg 0100, 0101




Figure 16. PwrRstCfg 0110




Figure 17. PwrRstCfg 0111





Figure 18. PwrRstCfg 1000






Figure 20. PwrRstCfg 1011






Figure 21. PwrRstCfg 1100

**Table 5. PwrRstCfg Settings**

PwrRstCfg[3:0]	FIGURE	MODE NAME	BEHAVIOR
0000	<a href="#">Figure 13</a>	On/Off	On/off mode with 10ms debounce. PFN1 is the active-high on/off control input. PFN2 is the active-low soft-reset input.
0001	<a href="#">Figure 13</a>	On/Off	On/off mode with 10ms debounce. PFN1 is the active-low on/off control input. PFN2 is the active-low soft-reset input.
0010	<a href="#">Figure 14</a>	AON	Always-on mode. A rising edge on PFN1 generates a hard-reset after a 200ms delay. A rising edge on PFN2 generates a soft-reset after a 200ms delay. The device can only enter the off state by writing to the PwrCmd register.
0011	<a href="#">Figure 14</a>	AON	Always-on mode. A falling edge on PFN1 generates a hard-reset after a 200ms delay. A falling edge on PFN2 generates a soft-reset after a 200ms delay. The device can only enter the off state by writing to the PwrCmd register.
0100	<a href="#">Figure 15</a>	CR High	Always-on mode. Holding PFN1 high during a CHGIN insertion generates a hard-reset after a 200ms delay. Holding PFN2 high during a CHGIN insertion triggers a soft-reset after a 200ms delay. The device can only enter the off state by writing to the PwrCmd register.
0101	<a href="#">Figure 15</a>	CR Low	Always-on mode. Holding PFN1 low during a CHGIN insertion generates a hard-reset after a 200ms delay. Holding PFN2 low during a CHGIN insertion triggers a soft-reset after a 200ms delay. The device can only enter the off state by writing to the PwrCmd register.
0110	<a href="#">Figure 16</a>	$\overline{KIN}$	On/off through key presses. PFN1 is the active-low $\overline{KIN}$ button. PFN2 is the open-drain KOUT output, which buffers the $\overline{KIN}$ input. The device enters on mode through a short (400ms) $\overline{KIN}$ press or a CHGIN insertion. The device enters off mode through a long (> 12s) $\overline{KIN}$ press or through the PwrCmd register.
0111	<a href="#">Figure 17</a>	CSR1	On/reset through key presses. PFN1 is the active-low $\overline{KIN}$ button. PFN2 is the open-drain KOUT output, which buffers the $\overline{KIN}$ input. The device enters on mode through a long (> 3s) $\overline{KIN}$ press or a CHGIN insertion. A long (> 10s) $\overline{KIN}$ press generates a soft-reset. The device can only enter the off state by writing to the PwrCmd register.
1000	<a href="#">Figure 18</a>	CSR2	On/reset through key presses. PFN1 is the active-low $\overline{KIN}$ button. The device enters on mode through a long (> 3s) $\overline{KIN}$ press or a CHGIN insertion. A long (> 12s) PFN2 press generates a soft-reset. The device can only enter the off-state by writing to the PwrCmd register.
1001	<a href="#">Figure 19</a>	Custom CR High	Always-on mode. The device can only enter the on state through a CHGIN insertion. Holding PFN1 high during a CHGIN insertion generates a hard-reset after a 15 second delay. If PFN1 is brought low during this delay (10ms debounce), the hard-reset is aborted. Holding PFN2 high during a CHGIN insertion generates a soft-reset after a 15 second delay. If PFN2 is brought low during this delay (10ms debounce), the hard-reset is aborted.
1010	<a href="#">Figure 19</a>	Custom CR Low	Always-on mode. The device can only enter the on state through a CHGIN insertion. Holding PFN1 low during a CHGIN insertion generates a hard-reset after a 15 second delay. If PFN1 is brought high during this delay (10ms debounce), the hard-reset is aborted. Holding PFN2 low during a CHGIN insertion generates a soft-reset

			after a 15 second delay. If PFN2 is brought high during this delay (10ms debounce), the hard-reset is aborted.
1011	<a href="#">Figure 20</a>	$\overline{\text{KIN}}$ with Off/Seal	On/off through key presses with off/seal. PFN1 is the active-low $\overline{\text{KIN}}$ button. PFN2 is the open-drain $\overline{\text{KOUT}}$ output, which buffers the $\overline{\text{KIN}}$ input. The device enters on mode through a short (400ms) $\overline{\text{KIN}}$ press or a CHGIN insertion. The device enters off mode through a long (> 12s) press or through the PwrCmd register.
1100	<a href="#">Figure 21</a>	Custom CR High with Off/Seal	Always-on mode with off/seal. The device can only enter the on-state through a CHGIN insertion. Holding PFN1 high during a CHGIN insertion generates a hard-reset after a 15-second delay. If PFN1 is brought low during this delay (10ms debounce), the hard-reset is aborted. Holding PFN2 high during a CHGIN insertion generates a soft-reset after a 15-second delay. If PFN2 is brought low during this delay (10ms debounce), the hard-reset is aborted.
1101–1111	—	RFU	—





Figure 22. Boot Sequence—Harvester Mode Disabled



## PMIC Power Modes

The following sections describe the basic operating modes of the MAX20356.

### Seal Mode

Seal mode is the lowest-quiescent current mode on the MAX20356. In this mode, all resources are off except the button monitor and the  $V_{CHGIN}$  insertion detection circuitry.

### Off Mode

The MAX20356 must, in some cases, power a real time clock (RTC). Off mode is the lowest quiescent current mode in which the fuel gauge and the RTC\_LDO are powered. In this mode, the  $V_{DIG}$  supply, the button and  $V_{CHGIN}$  monitor circuits, and the fuel gauge are on. If RTC\_LDO was on before entering off mode and MiscFunc[1] = 0 by OTP, RTC\_LDO is also on in off mode.

### On Mode (Versions with HrvEn = 0)

On mode is the most common operating mode. In on mode, all regulators are or can be enabled, the fuel gauge is on, and all features are accessible.

### Battery Recovery (BR) Mode (Versions with HrvEn = 1)

On versions of the MAX20356 with HrvEn = 1, MPC7 and MPC6 are reconfigured as wake input (from the harvester) and disable output (to harvester, high-side open-drain to  $V_{CCINT}$ ), respectively, according to the HrvFreeMPC setting of HrvBatCfg register (see the PMIC registers in the Register Map section).

When the harvester mode is enabled (HrvEn = 1), and HrvFreeMPC = 0, the MPC6 and MPC7 pins on the MAX20356 are captive to the harvester function. When the harvester mode is enabled (HrvEn = 1), and HrvFreeMPC = 1, the MPC6 and MPC7 pins are free to be used and are no longer captive to the harvester function.

If the device has SysPDEn enabled, SYS node is discharged through a 10 $\Omega$  resistor for 30ms before entering battery recovery node. In battery recovery mode, the part is in the same operating condition as off mode. However, in addition the switch between SYS and BAT is closed to allow a charging path for recovery from a dead battery situation and the battery thermistor is actively monitored to ensure safe operating conditions. As soon as the battery reaches a threshold which is programmed on the MAX20361 harvester, the MAX20361 sends a wake signal, bringing the part into on mode (versions with HrvEn = 1) as described below. In situations where the THM monitor detects an out-of-bound condition and the charging is considered unsafe, a disable signal is sent to the harvester to halt charging. Refer to the [MAX20361 data sheet](#) for more information.

### On Mode (Versions with HrvEn = 1)

On mode with HrvEn = 1 is very similar to on mode with HrvEn = 0 as described above with the exception that harvester functionality is enabled. In this mode, an ideal diode can be applied to the CHGOUT-SYS relationship. In the default operation, the harvester supplies SYS directly until it is unable to further support the output at which point the battery supplements the supply. This mode also includes the rest of the harvester interaction functionality described in the [MAX20361 Harvester Interaction](#) section. This behavior can be modified by the HrvBatSys, HrvThmEn, and HrvThmDis bit fields (see the HrvBatSys, HrvThmEn, and HrvThmDis bits).

## Factory Mode

The MAX20356 features two integrated factory modes which can be enabled by an I<sup>2</sup>C command or via push button sequence when valid CHGIN voltage is present. Factory mode can be set to on or off mode by the MiscFunc[2] bit. When MiscFunc[2] = 0, factory mode is active. MiscFunc[2] = 1 deactivates this feature. Once factory mode feature is on, factory mode 1 and factory mode 2 are selectable by FactModeSel[1:0] OTP. Once in the factory mode, do not use the I<sup>2</sup>C burst write operation.

### Factory Mode 1

To enable factory mode 1, set OTP bit FactModeSel[1:0] = 00. The charger input voltage ( $V_{CHGIN}$ ) must be higher than the charger input detect threshold ( $V_{CHGIN\_DET}$ ) and lower than the CHGIN overvoltage threshold ( $V_{CHGIN\_DET} < V_{CHGIN} < V_{CHGIN\_OV}$  or  $UsbOVP[0] = 0$  and  $UsbOk[0] = 1$ ). The following are true when factory mode 1 is enabled.

1. The power path (CHGOUT-SYS) is enabled as an ideal diode. Note that when the power path is active, the charger is disabled.

2. The CHGIN-SYS path is enabled and the input current limiter is on and set to the maximum current limit of 1500mA ( $V_{CHGIN} \neq V_{SYS}$ ).
3. The fuel gauge remains in functional mode.
4. The watchdog timer is disabled.
5. The battery overcurrent protection events are reported to system status but not asserted.
6. The system fault is masked.
7. SYSUVLO is masked.

### Factory Mode 2

Factory mode 2 is configured when OTP bit FactModeSel[1:0] = 11. The charger input (CHGIN) must be higher than the charger input detect threshold ( $V_{CHGIN\_DET}$ ) and lower than the CHGIN overvoltage threshold ( $V_{CHGIN\_DET} < V_{CHGIN} < V_{CHGIN\_OV}$  or  $UsbOVp[0] = 0$  and  $UsbOk[0] = 1$ ). The following are true when factory mode 2 is enabled.

1. The power path (CHGOUT-SYS) is disabled.
2. The CHGIN-SYS path is enabled. The input current limiter and overvoltage protection are disabled ( $V_{CHGIN} = V_{SYS}$ ).
3.  $V_{CAP} = V_{CHGIN}$ .
4. The charger and JEITA monitoring are disabled.
5. The fuel gauge is off.
6. The watchdog timer is disabled.
7. The battery overcurrent protection events are reported to system status but not asserted.
8. The system fault is masked.
9. SYSUVLO is masked.

### Enter/Exit Factory Mode by the PFN\_ Push button

Once the proper factory mode (factory mode 1 or 2) is selected by the OTP bits, the MAX20356 can also enter the factory mode by utilizing the PFN\_ push button sequence. The factory mode with key press is added to the PwrRstCfg[3:0] and it can be enabled or disabled by the OTP bits. The push button sequence is valid in the following PwrRstCfg[3:0] settings:

PwrRstCfg[3:0] = 0100: through PFN1.

PwrRstCfg[3:0] = 0101: through PFN1.

PwrRstCfg[3:0] = 0110: through PFN1.

PwrRstCfg[3:0] = 0111: through PFN1.

PwrRstCfg[3:0] = 1000: through PFN2.

PwrRstCfg[3:0] = 1011: through PFN1.

The MAX20356 enters factory mode when the PFN\_ push button is pressed five times. A debounce time of  $t_{HIGH}$  and  $t_{LOW}$  is 10ms typical. If the push button is pressed quickly and does not stay low for  $t_{LOW} > 10ms$  or the button is released faster than  $t_{HIGH} > 10ms$ , the device does not register a button press. Once the debounce time for each  $t_{LOW}$  and  $t_{HIGH}$  is met, pressing the PFN\_ button five times enters the part in factory mode after 8 seconds.




Figure 24. Entering Factory Mode by PFN\_

The MAX20356 exits factory mode with the I<sup>2</sup>C command, PFN\_ push button, or removal of the CHGIN signal. Exiting from the factory mode reboots the device including all switching regulators and always-on and RTC regulators.

### Enter/Exit Factory Mode Through I<sup>2</sup>C

Factory mode 1 and 2 are available for all PwrRstCfg configurations. To enter or exit factory mode through the I<sup>2</sup>C, set PwrCmd[0:7] = 0x52. (See the Register Map section.)

### New Reset/Key Press/Multipress Feature

For specific power reset sequences, an alternative button sequence is available for soft reset. This push button sequence is intended to provide more robust protection against accidental resets. For PwrRstCfg[3:0] 0110 and 1011, this feature is enabled.

For PwrRstCfg[3:0] 0111 and 1000, this feature can be enabled or disabled by the RstModeSel OTP bit. If RstModeSel = 0, the reset feature is enabled and when RstModeSel = 1, the reset function is disabled.

The multipress reset is valid in the following PwrRstCfg[3:0] settings:

PwrRstCfg[3:0] = 0110: through PFN1.

PwrRstCfg[3:0] = 0111: through PFN1.

PwrRstCfg[3:0] = 1000: through PFN2.

PwrRstCfg[3:0] = 1011: through PFN1.




Figure 25. Reset via PFN\_

The MAX20356 enters the multipress reset when the PFN\_ push button is pressed three times. A debounce time of t<sub>HIGH</sub> and t<sub>LOW</sub> is 10ms typical. If the push button is pressed quickly and does not stay low for t<sub>LOW</sub> > 10ms or the button is released faster than t<sub>HIGH</sub> > 10ms, the device does not register a button press. Once the debounce time for each t<sub>LOW</sub> and t<sub>HIGH</sub> is met, pressing the PFN\_ button three times performs a soft reset.

### Interrupt

The  $\overline{\text{INT}}$  output of the MAX20356 is driven low when any one of the unmasked interrupts is triggered by the corresponding status change. The  $\overline{\text{INT}}$  output is held low until the unmasked and triggered interrupt register bits are read by the user. The interrupt bits are cleared on read. The interrupt registers consist of Int0 to Int5 while the interrupt mask registers consist of IntMask0 to IntMask5.

### Power Sequencing

The sequencing of the switching regulators, load switches, and LDOs during power-on is configurable. See the sequencing bits of each function for details. Regulators and switches can turn on at one of three points during the power-on process: 0% of t<sub>RST</sub> time after the power-on event, at the time the  $\overline{\text{RST}}$  signal is released, or at two points in between. The two points between 0% of t<sub>RST</sub> time delay and the  $\overline{\text{RST}}$  rising edge are fixed proportionally to the duration of the power-on reset (POR) process boot delay (t<sub>RST</sub>). The value of the t<sub>RST</sub> delay ranges from 80ms to 420ms and is stored in the BootDly bits (see the BootDly bits). The timing relationship is presented graphically in [Figure 26](#), [Figure 27](#), and [Figure 28](#).

Alternatively, the regulators and switches can remain off by default and turn on manually with an I<sup>2</sup>C command after  $\overline{\text{RST}}$  is released. LDO1 and RTC\_LDO can be configured to be always on.

The SYS voltage is monitored during the power-on sequence. If V<sub>SYS</sub> falls below V<sub>SYS\_UVLO</sub> during the sequencing process with a valid voltage at CHGIN and ChgAlwTry = 1, the process repeats from the point where SYS was enabled to allow more time for the voltage to stabilize. If there is not a valid voltage at CHGIN, the device returns to the off state to avoid draining the battery. Power is also turned off if BAT experiences a current greater than I<sub>BAT\_OCP</sub> for more than t<sub>BAT\_OCP\_RD</sub>.






Figure 26. Power Sequencing—HrvEn = 0 from Off Mode




Figure 27. Power Sequencing—HrvEn = 1 from BR Mode




Figure 28. Power Sequencing from Seal Mode

## System Load Switch

An internal 50mΩ (typ) MOSFET connects CHGOUT to SYS when no voltage source is available on CHGIN. When an external source is detected at CHGIN, this switch opens and SYS is powered from the input source through the input current limiter. The SYS-to-CHGOUT switch also prevents  $V_{SYS}$  from falling below  $V_{CHGOUT}$  when the system load exceeds the input current limit. If  $V_{SYS}$  drops to  $V_{CHGOUT}$  due to the current limit ( $I_{LIM}$ ), the SYS-to-CHGOUT switch turns on so the load is supported by the battery. If the system load continuously exceeds the input current limit, the battery is not charged. This is useful for handling loads that are nominally below the input current limit, but have high current peaks exceeding the input current limit. During these peaks, battery energy is used, but at all other times the battery charges.

## Smart Power Selector

The smart power selector seamlessly distributes power from the external CHGIN input to the CHGOUT and SYS nodes. With both an external adapter and battery connected, the smart power selector basic functions are:

- When the system load requirements are less than the input-current limit, the battery is charged with residual power from the input.
- When the system load requirements exceed the input-current limit, the battery supplies supplemental current to the load.
- When the battery is connected and there is no input-current limit, the system is powered from the battery.

## Input Limiter

The input limiter distributes power from the external adapter to the system load and battery charger. In addition to the input limiter's primary function of passing power to the system load and charger, it performs several additional functions to optimize use of available power.

### Invalid CHGIN Voltage Protection

If CHGIN is above the overvoltage threshold  $V_{CHGIN\_OV}$ , the device enters overvoltage lockout (OVLO). OVLO protects the MAX20356 and downstream circuitry from high-voltage stress up to +28V. During OVLO, the internal circuit remains powered and an interrupt is sent to the host. The negative voltage protection down to -5.5V disconnects CHGIN and the device is powered only by BAT. The charger turns off and the system load switch closes, allowing the battery to power SYS. CHGIN is also invalid if it is less than  $V_{BAT}$ , or less than the  $V_{CHGIN\_DET}$  threshold. With an invalid input voltage, the SYS-to-BAT load switch closes and allows the battery to power SYS.

### CHGIN Input Current Limit

The CHGIN input current is limited to prevent input overload. The input current limit  $I_{LIM}$  is I<sup>2</sup>C-controlled through the ILimCntl parameter (see the ILimCntl bit). To accommodate systems with a high inrush current, the limiter includes a blanking time  $t_{LIM\_BLANK}$  (I<sup>2</sup>C-programmable through the ILimBlank parameter (see the ILimBlank bit)), during which the input current limit increases to  $I_{LIM\_MAX}$ . If  $I_{LIM\_MAX}$  is set lower than ILimCntl, the more stringent value of  $I_{LIM\_MAX}$  is forced also for ILimCntl.

### Thermal Limiting

In case the die temperature exceeds  $T_{CHG\_LIM}$ , the MAX20356 attempts to limit temperature increases by reducing the input current from CHGIN. In particular, the system load has priority over the charger current, so the input current is first reduced by lowering the charge current. If the junction temperature continues to rise and reaches the maximum operating limit ( $T_{CHG\_SHDN}$ ), no input current is drawn from CHGIN and the battery powers the entire system load.

## Battery Charger

### Battery Charger State Diagram

The battery charger-state diagram is shown in [Figure 29](#). The user can read the ChgStat bits (see the ChgStat bits) to know the status of the charger. The MAX20356 battery charger is a fully featured lithium-ion charger offering I<sup>2</sup>C programmable voltage thresholds through charging phases: pre-charge voltage VPChg, step charging voltage ChgStepRise, charge termination voltage ChgBatReg, and top off current IChgDone. The MAX20356 also features safety timers, JEITA charging profile with thermistor and overtemperature protection with die temperature sensor. It starts charging from the precharge stage if the battery voltage is lower than the precharge voltage VPChg. The step charging feature allows higher charge rate at the beginning of the charge cycle during CC1. Once the battery voltage rises to step charge threshold ChgStepRise, the charger transitions to CC2 at a lower charge rate. If the battery voltage is charged up close to ChgBatReg, in CV mode, the BAT pin voltage is regulated at ChgBatReg and charging current naturally reduces as the battery charges up. The charging current options for precharge, CC1 and CC2 can be found in IPChg, CC1IFChg, and CC2IFChg. The voltage threshold from precharge to CC1, from CC1 to CC2, and charge termination voltage can be found in VPChg, ChgStepRise, and ChgBatReg. The top-off current threshold can be found in IChgDone. [Figure 29](#) shows the battery charger-state diagram.

There are also independently programmable temperature thresholds, which allow the user to select in which temperature ranges precharge, CC1, CC2, and battery regulation voltage may operate. Different JEITA-compliant temperature operation strategies are I<sup>2</sup>C programmable. The timeout function for precharge, CC1, and full charge cycle is also designed to prevent overcharge of the battery. Detailed charger operation is shown in [Figure 29](#).

Some charger bits are reset to default value upon CHGIN rising/falling edge based on UsbOkselect option (see [Table 6](#) for UsbOkselect value). The bits that are reset on the CHGIN edge are denoted by an asterisk \* in the register map.

### Charger-Off State

As shown in [Figure 29](#), when CHGIN is not present or is below the CHGIN\_DET threshold, the MAX20356 charger is in charger off state (ChgStat = 0b0000). After CHGIN is connected, the charger transitions from charger off state to charger idle state (ChgStat = 0b0001).



## Prequal State

As shown in [Figure 29](#), the charger enters the precharge state (ChgStat = 0b0010) after the charger boot sequence is completed and the SYS pin voltage is regulated higher than or equal to the minimum system voltage SysMinVlt. If the battery voltage is lower than VPChg, or if FrcPChg = 1, the charger remains in the prequal state. In the prequal state, the battery charging current is IPChg.

The following events cause the charger to exit prequal state:

- The battery voltage rises above VPChg. If step charging is enabled (CC1Enable = 1), CC1 is not configured to run at room temperature only (CC1RoomOnly = 0) or CC1 is configured to run at room temperature only (CC1RoomOnly = 1) and the thermistor monitoring reports room temperature and the charger enters fast-charge constant current mode 1 (CC1) state. By default, step charging is enabled (CC1Enable = 1) and CC1 is configured to run at any temperature (CC1RoomOnly = 0).
- The battery voltage rises above VPChg. If step charging is disabled (CC1Enable = 0) or if CC1Enable = 1 and CC1 is configured to run at room temperature only (CC1RoomOnly = 1) but the battery is in the cool or warm temperature zone, the charger enters fast-charge constant current mode 2 (CC2) state.
- Prequal (precharge) timeout. If the charger remains in this state for longer than the charger precharge timer (PChgTmr), the charger enters charger fault-precharge timer PChgTmr expired state (ChgStat = 0b1000) and suspends charging.
- Charger safety timeout. If the charger safety timer (ChgTmr[1:0]) expires while in precharge state, the charger enters charger fault-safety timer ChgTmr[1:0] expired state (ChgStat = 0b1001) and suspends charging.
- JEITA disable charging. The charger suspends charging due to temperature. See the [JEITA Monitoring with Charger Control](#) section for a detailed description.
- Forced precharge. The charger can be forced to operate with precharge current IPChg in the force precharge state by setting FrcPChg = 1. The charger transitions to the charger boot sequence when disable forced precharge FrcPChg = 0.

## Fast-Charge Current Setting

The fast-charge current IFCHG is set by the I<sup>2</sup>C interface through bits CC1IFChg (Register 0x17) and CC2IFChg (Register 0x18). The precharge (IPChg) and charge-done (ICHGDONE) currents are I<sup>2</sup>C programmed using bits IPChg and IChgDone (Register 0x1B), respectively, as a percentage of CC2IFChg.

## Fast-Charge Constant Current CC1 State

Once the battery voltage rises above the precharge threshold VPChg, the charger allows a higher charge rate CC1IFChg at the beginning of the charge cycle during fast-charge constant current mode 1 (CC1) state. Set register bit CC1Enable = 0 to disable the step-charging feature, and the charger transits from the precharge state directly to the CC2 state. In the JEITA-compliant thermistor temperature monitoring control, CC1 can be configured to run at room temperature only by setting CC1RoomOnly = 1. In the CC1 state, the charge current is regulated less than or equal to CC1IFChg.

The following events cause the charger state machine to exit CC1 state:

- The battery voltage rises to ChgStepRise. The charger enters CC2 state.
- The battery voltage drops below VPChg. The charger goes through fast-charge CC1 done and CC2 state and eventually goes back to precharge state. During this process, the charge marks internal signal StepChgDone = 1. If the battery voltage rises above VPChg again, it skips CC1 state to protect the battery.
- CC1 timeout. If the step-charge timer is enabled (CC1TmoLimit = 1) and the charger remains in this state for longer than specified by CC1FChgTmr, it enters CC2 state.
- Charger safety timeout. If the charger safety timer (ChgTmr[1:0]) expires while in CC1 state, the charger enters charger fault-safety timer ChgTmr[1:0] expired state (ChgStat = 0b1001) and suspends charging.
- The temperature measured from THM is out of room temperature zone and CC1 is allowed to operate in room temperature only. If CC1RoomOnly = 1 and the battery temperature transitions from room to cool or warm, the charger enters CC2 state.
- JEITA disable charging. The charger suspends charging due to temperature. See the [JEITA Monitoring with Charger Control](#) section for a detailed description.

The battery charger dissipates the most power in the fast-charge constant current mode, which causes the die temperature to rise. If the die temperature reaches 3°C below ChgThrmLim, the charge current is linearly reduced to limit further temperature increase.

### Fast-Charge Constant Current CC2 State

The step-charge feature is enabled by default on the MAX20356. Once the battery voltage rises above the step-charge threshold ChgStepRise, the charger enters fast-charge constant current mode 2 (CC2) state with a lower charge rate CC2IFChg to avoid lithium plating and prolong the lifetime of the battery. The ChgStepHys field sets the hysteresis for the step-charge function to avoid hopping between the CC1 state and CC2 state caused by high voltage drop from current reduction. In the CC2 state, the charge current is regulated less than or equal to CC2IFChg.

The following events cause the charger state machine to exit CC2 state:

- The battery voltage rises to ChgBatReg. The charger enters fast-charge constant voltage (CV) state.
- The battery voltage drops below ChgStepRise - ChgStepHys. The charger goes back to the CC1 state.
- The battery voltage drops below VPChg. The charger goes back to prequal state.
- Charger safety timeout. If the charger safety timer ChgTmr[1:0] expires while in the CC2 state, the charger enters charger fault-safety timer ChgTmr[1:0] expired state (ChgStat = 0b1001) and suspends charging.
- JEITA disable charging. The charger suspends charging due to temperature. See the [JEITA Monitoring with Charger Control](#) section for a detailed description.

### Step Charging

Lithium-ion batteries suffer capacity degradation over their lifetimes. One of the primary causes of degradation over the lifetime of a battery is due to an effect called lithium plating, which is the formation of metallic lithium on the anode of the battery. Lithium plating has many causes, but one of the most common is when the battery is charged at high rates relative to the capacity of the battery when the battery is at a high state of charge (SOC). To combat this effect, the MAX20356 includes a step-charge function. This function allows the user to select a voltage threshold at which the charge current can be reduced to avoid lithium plating and prolong the lifetime of the battery. The settings of this function can be found in the ChgCfg0 and ChgCur0 registers. The ChgStepRise field allows the setting of the rising voltage V<sub>BAT\_STPCHG</sub> at which the charge current should be reduced. The CC1IFChg field sets the percentage IFCHG\_CC1 of the full fast-charge current to which the charger should be set when the battery is above the V<sub>BAT\_STPCHG</sub> value specified with ChgStepRise. Lastly, the ChgStepHys field sets the V<sub>BAT\_STPCHG\_H</sub> hysteresis for the step-charge function to avoid oscillations in case a high battery impedance causes the voltage to fall a large amount upon reduction of the battery current.

A safety timeout controlled by CC1FChgTmr is available to ensure the step charge function is allowed only for a limited amount of time. If the safety timeout of the step-charger function is not desirable, set the CC1TmoLim setting to 0 to disable it. For more details on ChgCfg0, ChgCur0, ChgStepRise, CC1IFChg, ChgStepHys, and CC1FChgTmr, see the PMIC registers in the Register Map section.

If the overall step-charger function is not desirable, set the CC1Enable setting to 0 to disable it.

In case both JEITA and step-charging related fast-charge current reductions are active, the minimum between the two is selected and applied.

### Adaptive Battery Charging

While the system is powered from CHGIN, the charger draws power from SYS to charge the battery. If the total load exceeds the input current limit, an adaptive charger control loop reduces charge current to prevent V<sub>SYS</sub> from collapsing below the maximum between the V<sub>SYS\_LIM</sub> value (I<sup>2</sup>C-programmable through the SysMinVlt parameter (see the SysMinVlt bit)) and V<sub>SYS\_BAT\_REG</sub> value. When the charge current is reduced below 50% (IFCHG\_TEXT threshold) due to V<sub>SYS\_LIM</sub>/V<sub>SYS\_BAT\_REG</sub> or T<sub>CHG\_LIM</sub> limits, the timer clock operates at half speed. When the charge current is reduced below 20% (IFCHG\_TSUS threshold) due to V<sub>SYS\_LIM</sub>/V<sub>SYS\_BAT\_REG</sub> or T<sub>CHG\_LIM</sub> limits, the timer clock pauses.

### JEITA Monitoring with Charger Control

To enhance safety when charging lithium-ion batteries, the MAX20356 includes a JEITA-compliant temperature monitoring. A resistive divider is formed on THM connecting the thermistor of a battery pack. THM is internally connected to V<sub>DIG</sub> through an I<sup>2</sup>C-selectable 10kΩ/100kΩ pull-up resistor. The divider output on THM is read by internal comparators when JEITA monitoring is enabled and the resulting temperature measurement places the battery into one of five temperature zones: cold, cool, room, warm, and hot. Charging is always inhibited in cold and hot regions or if the thermistor is not detected while charging behavior is configurable in warm, room, and cool regions using the I<sup>2</sup>C-controlled

ThmEn parameter (see the ThmEn bit) as shown in [Figure 30–Figure 33](#). In particular, the battery regulation voltage can be reduced to the V<sub>BAT\_REG\_JTA</sub> value using the I<sup>2</sup>C-programmed ChgCool/Room/WarmBatReg[1:0] parameters (see the ChgCoolCC\_IFChg, ChgRoomCC\_IFChg, and ChgWarmCC\_IFChg bits) while the fast-charge current can be reduced to the I<sub>FCHG\_JTA</sub> value using the I<sup>2</sup>C-programmed ChgCool/Room/WarmCC\_IFChg parameters (see the ChgCoolCC\_IFChg, ChgRoomCC\_IFChg, and ChgWarmCC\_IFChg bits). Charging can also be inhibited in cool and warm regions using ThmEn (see the ThmEn bit).




Figure 30. Temperature Monitoring Disabled






Figure 31. Charging Enabled in Cool and Room Regions




Figure 32. Charging Enabled in Room and Warm Regions




Figure 33. Charging Enabled in Cool, Room, and Warm Regions

## Battery or Pack Protector Presence Detection

When pack protectors open due to a discharge-related fault, the pack protector turns off the discharge FET, placing a reverse-biased body diode in the discharge path and preventing further discharge. In this state, the system designer can decide that the battery has been damaged and that they would like to prevent a full charge cycle in the future. Even if the system designer does decide that the battery can be recovered, they can have concerns that the diode drop of the pack protector can cause the charger to presume that the battery is above the precharge voltage threshold, which would mean that the fast charge current is applied.

In this scenario, it is useful for the system to understand before starting a full charge cycle whether a pack is present on the BAT node (with an open protector) or if the battery has simply been removed. The MAX20356 contains all of the necessary circuitry to allow the system designer to implement such a check.

One example of a simple algorithm to check for such a condition is to always run the check below before starting a battery charging cycle:

After receiving a `UsbOkInt` interrupt (see the `UsbOkInt` bit) and before enabling the charger, enable the BAT pull-down resistor by writing `BattPullDown = 1` (see the `BattPullDown` bit), wait enough time for any BAT capacitance to discharge, then check the `BatUvlob` status (see the `BatUvlob` bit) and disable the BAT pull-down resistor. If `BatUvlob = 1` (see the `BatUvlob` bit), then the battery is present and charging can resume. If `BatUvlob = 0` (see the `BatUvlob` bit) indicating that the BAT voltage is below the UVLO threshold either:

- 1) The battery is not present.
- or
- 2) The pack protector is open.

Now turn the charger on in a forced precharge mode by writing  $\text{FrcPChg} = 1$  and  $\text{ChgEn} = 1$  simultaneously (see the  $\text{FrcPChg}$  and  $\text{ChgEn}$  bits) and check  $\text{ChgVoltMode}$  (see the  $\text{ChgVoltMode}$  bit). If  $\text{ChgVoltMode} = 1$  meaning that  $V_{\text{BAT}} \geq V_{\text{BAT\_REG}}$ , then the battery is not present. If the battery was present, the BAT voltage would only be allowed to rise one diode drop above the actual battery voltage. If instead  $\text{ChgVoltMode} = 0$ , the battery must be present and forced precharge mode should be maintained at least long enough to unlock the pack protector.

### Monitor Mux

The MAX20356 includes a voltage monitor multiplexer that can be used to multiplex the voltage of various resources onto a single external pin (IVMON). The IVMON is controlled using I<sup>2</sup>C through the  $\text{MONCfg}$  register.

The thermistor (THM) monitoring is disabled with fuel gauge enabled ( $\text{FG\_OTP\_ENA} = 1$ ). The  $\text{FG\_OTP\_ENA}$  bit is not available through I<sup>2</sup>C and can only be changed through OTP configuration. This bit is set to 1 by default.

If the fuel gauge is permanently disabled by the OTP bit ( $\text{FG\_OTP\_ENA} = 0$ ), THM monitoring is available. However, the user must avoid a IVMON ratio ( $\text{MONRatioCfg}$ ) of 1:1.

### Watchdog Timer

The MAX20356 features an integrated, programmable, watchdog timer that can be used to reset charger registers or generate soft or hard resets based on the  $\text{WDCntI}$  register. Note that the watchdog timer is active only in the on mode. When active, the application processor must read the  $\text{WDTmr}$  before the watchdog timer expires to avoid a watchdog reset. The watchdog timer interval is selected by the  $\text{WDTmrSel}$  register field. Every time the watchdog is switched on or a reset happens, the first pulse reset is skipped and the time selected in  $\text{WDTmrSel}$  is doubled for the initial timer countdown.

### Fuel Gauge

The MAX20356 integrates ModelGauge m5 EZ with high-side current sensing. Refer to the [MAX17260 data sheet](#) for external current sensing and the [MAX17262 data sheet](#) for internal current sensing fuel gauge. For more details about the ModelGauge m5 algorithm, a link to the ModelGauge m5 EZ User Guide/software implementation guide, etc., refer to the Documentation and Resources tab at the [MAX17260 product page](#), and see the Register Map in the [MAX17260 data sheet](#).

### MAX20361 Harvester Interaction

The MAX20356 implements features that allow it to seamlessly interact with the [MAX20361](#) solar-energy harvester chip. Register  $\text{HrvBatCfg0}$  offers some settings for how the harvester-PMIC interaction takes place. Thresholds set on the PMIC for battery full-charge voltage and a restart threshold (see the  $\text{HrvModCfg}$  bits) set the conditions for the behavior of the PMIC described in the  $\text{HrvModCfg}$  register setting (see the  $\text{HrvModCfg}$ ,  $\text{HrvThmEn}$ , and  $\text{HrvThmDio}$  bits). Interactions between the charger and harvester are intended to be seamless and system intervention should not be necessary (see the  $\text{HrvFreeMPC}$  bit).

### Harvester Thermistor Monitoring

The MAX20356 harvester uses the fuel gauge thermistor to determine the temperature region such as cold, cool, room, warm, and hot to charge the battery. For additional flexibility, register  $\text{HrvBatCfg0}$  (see the  $\text{HrvBatCfg0}$  register) also allows behavior in the various charging temperature regions to be defined.

### DC-DC/LDO/Load Switch System Faults

A system fault status is asserted in case a fault related to a DC/DC, LDO, or load switch that has been turned on automatically during the boot sequence ( $\text{Buck\_Seq}$ ,  $\text{BBstSeq}$ ,  $\text{LDO\_Seq}$ ,  $\text{LSW\_Seq} = 001, 010, 011, 100$ ) occurs, and the OTP setting indicates DC/DC, LDO, or load switch as a high priority resource (register setting  $\text{BCK\_FltHP}$ ,  $\text{BBFltHP}$ ,  $\text{LDO\_FltHP}$ ,  $\text{LSW\_FltHP} = 1$ ). A system fault is handled by the boot sequence FSM in the same way as a  $\text{SysUVLO}$ .

## Register Map

### PMIC Registers - Peripheral Address: 0x50/0x51

\*Bits are reset to default value upon CHGIN rising/falling edge based on  $\text{UsbOkselect}$  option (see Device Default Settings for  $\text{UsbOkselect}$  value).

ADDR ESS	NAME	MSB							LSB
<b>USER-INTERRUPT</b>									
0x00	<a href="#">RevID[7:0]</a>	RevID[7:0]							
0x01	<a href="#">Status0[7:0]</a>	ThmStat[2:0]			CC1Tmo	ChgStat[3:0]			
0x02	<a href="#">Status1[7:0]</a>	SysBatLim	ChgSysLim	ILim	UsbOVP	UsbOk	ChgJEITAS D	ChgJEITARE g	ThmSD
0x03	<a href="#">Status2[7:0]</a>	DRPLDO3	SCLDO3	UVLOLDO3	ThmLDO3	UVLOLDO2	ThmLDO2	UVLOLDO1	ThmLDO1
0x04	<a href="#">Status3[7:0]</a>	BBstFault	ThmLSW	LSW3Tmo	LSW2Tmo	LSW1Tmo	ThmBk3	ThmBk2	ThmBk1
0x05	<a href="#">Status4[7:0]</a>	BatUvlob	StepChg	ChgVoltMod e	ChgReStart	HrvBatCmp	–	–	–
0x07	<a href="#">Int0[7:0]</a>	ThmStatInt	–	–	CC1TmoInt	–	–	–	ChgStatInt
0x08	<a href="#">Int1[7:0]</a>	SysBatLimInt	ChgSysLimIn t	ILimInt	UsbOVPInt	UsbOkInt	ChgJEITAS DInt	ChgJEITARE gInt	ThmSDInt
0x09	<a href="#">Int2[7:0]</a>	DRPLDO3Int	SCLDO3Int	UVLOLDO3 Int	ThmLDO3Int	UVLOLDO2I nt	ThmLDO2Int	UVLOLDO1I nt	ThmLDO1In t
0x0A	<a href="#">Int3[7:0]</a>	BBstFaultInt	ThmLSWInt	LSW3Tmol nt	LSW2Tmoln t	LSW1Tmoln t	ThmBk3Int	ThmBk2Int	ThmBk1Int
0x0B	<a href="#">Int4[7:0]</a>	BatUvlobInt	StepChgInt	ChgVoltMod eInt	ChgRestartI nt	HrvBatCmpl nt	–	–	–
0x0C	<a href="#">Int5[7:0]</a>	WDTmr	–	–	–	–	–	–	I2cTmoInt
0x0D	<a href="#">IntMask0[7:0]</a>	ThmStatIntM	–	–	CC1TmoInt M	–	–	–	ChgStatInt M
0x0E	<a href="#">IntMask1[7:0]</a>	SysBatLimInt M	ChgSysLimIn tM	ILimIntM	UsbOVPInt M	UsbOkIntM	ChgJEITAS DIntM	ChgJEITARE gIntM	ThmSDIntM
0x0F	<a href="#">IntMask2[7:0]</a>	DRPLDO3Int M	SCLDO3IntM	UVLOLDO3 IntM	ThmLDO3Int M	UVLOLDO2I ntM	ThmLDO2Int M	UVLOLDO1I ntM	ThmLDO1In tM
0x10	<a href="#">IntMask3[7:0]</a>	BBstFaultInt M	ThmLSWInt M	LSW3Tmol ntM	LSW2Tmoln tM	LSW1Tmoln tM	ThmBk3IntM	ThmBk2IntM	ThmBk1Int M
0x11	<a href="#">IntMask4[7:0]</a>	BatUvlobIntM	StepChgIntM	ChgVoltMod eM	ChgRestart M	HrvBatCmp M	–	–	–
0x12	<a href="#">IntMask5[7:0]</a>	WDTmrM	–	–	–	–	–	–	I2cTmoIntM
<b>USER-LIMITER</b>									

ADDR ESS	NAME	MSB							LSB
0x13	<a href="#">ILimCtrl1[7:0]</a>	ILimBlank*[1:0]		ILimMax*[2:0]			ILimCntl*[2:0]		
0x14	<a href="#">ILimCtrl2[7:0]</a>	–	–	SysDSCEn*	–	SysMinVlt*[3:0]			
USER-GMDROP									
0x16	<a href="#">DropCtrl[7:0]</a>	SysUVLOThSel*[1:0]		–	–	–	–	–	–
USER-CHARGER									
0x17	<a href="#">ChgCur0[7:0]</a>	–	CC1IFChg*[6:0]						
0x18	<a href="#">ChgCur1[7:0]</a>	–	CC2IFChg*[6:0]						
0x19	<a href="#">ChgCntl0[7:0]</a>	ChgEn*	ChgAutoStop *	ChgAutoRe Sta*	–	FrcRchgMon En*	CC1RoomO nly*	CC1TmoLimi t*	CC1Enable*
0x1A	<a href="#">ChgCntl1[7:0]</a>	BatReChg*[1:0]		ChgBatReg*[5:0]					
0x1B	<a href="#">ChgCntl2[7:0]</a>	–	VPChg*[2:0]			IPChg*[1:0]		IChgDone*[1:0]	
0x1C	<a href="#">ChgTmr[7:0]</a>	MtChgTmr*[1:0]		PChgTmr*[1:0]		CC1FChgTmr*[1:0]		ChgTmr*[1:0]	
0x1D	<a href="#">ChgCfg0[7:0]</a>	–	ChgStepHyst*[2:0]			ChgStepRise*[3:0]			
0x1E	<a href="#">ThmCfg0[7:0]</a>	ChgCoolCC1IFChg*[2:0]			ChgCoolBatReg*[1:0]		ChgCoolCC2IFChg*[2:0]		
0x1F	<a href="#">ThmCfg1[7:0]</a>	ChgRoomCC1IFChg*[2:0]			ChgRoomBatReg*[1:0]		ChgRoomCC2IFChg*[2:0]		
0x20	<a href="#">ThmCfg2[7:0]</a>	ChgWarmCC1IFChg*[2:0]			ChgWarmBatReg*[1:0]		ChgWarmCC2IFChg*[2:0]		
0x21	<a href="#">ThmCfg3[7:0]</a>	–	–	ChgT1ThrDef*[2:0]			ChgT1ThrCC1*[2:0]		
0x22	<a href="#">ThmCfg4[7:0]</a>	–	–	ChgT2ThrDef*[2:0]			ChgT2ThrCC1*[2:0]		
0x23	<a href="#">ThmCfg5[7:0]</a>	–	–	ChgT3ThrDef*[2:0]			ChgT3ThrCC1*[2:0]		
0x24	<a href="#">ThmCfg6[7:0]</a>	–	–	ChgT4ThrDef*[2:0]			ChgT4ThrCC1*[2:0]		
0x25	<a href="#">ThmCfg7[7:0]</a>	ChgThrmLim*[3:0]				ThmPUSeI*	ThmEn*[2:0]		
0x26	<a href="#">ChgCtr1[7:0]</a>	ChgFresh*	–	–	–	–	–	–	–
0x27	<a href="#">ChgCtr2[7:0]</a>	–	BattPullDow n*	FrcPChg*	–	–	–	–	–
0x28	<a href="#">HrvBatCfg0[7:0]</a>	HrvModCfg*[1:0]		HrvThmEn*[1:0]		–	–	HrvThmDio*	HrvFreeMPC
USER-MON									

ADDR ESS	NAME	MSB							LSB
0x29	<a href="#">MONCfgr[7:0]</a>	–	MONRatioCfgr[1:0]		MONHiZ	MONCtr[3:0]			
USER-WD									
0x2A	<a href="#">WDCntlr[7:0]</a>	–	–	–	–	WDRstType[1:0]		WDTmrSel[1:0]	
USER-BUCK1									
0x30	<a href="#">Buck1Enal[7:0]</a>	Buck1Seq[2:0]			–	–	–	Buck1En[1:0]	
0x31	<a href="#">Buck1Cfgr0[7:0]</a>	Buck1EnbINT GR	Buck1PGOO Dena	Buck1Fast	Buck1PsvDs c	Buck1ActDs c	Buck1LowE MI	Buck1FET	Buck1EnLx Sns
0x32	<a href="#">Buck1Cfgr1[7:0]</a>	Buck1LowBW	Buck1FrcDC M	Buck1MPC Fast	Buck1FPW M	Buck1EnbIA DPT	–	–	–
0x33	<a href="#">Buck1lset[7:0]</a>	Buck1lSetLoo kUpb	–	–	–	Buck1lSet[3:0]			
0x34	<a href="#">Buck1VSet[7:0]</a>	–	–	Buck1Vset[5:0]					
0x35	<a href="#">Buck1Ctr[7:0]</a>	Buck1MPC7	Buck1MPC6	Buck1MPC 5	Buck1MPC4	Buck1MPC3	Buck1MPC2	Buck1MPC1	Buck1MPC 0
0x36	<a href="#">Buck1DvsCfgr0[7:0]</a>	Buck1DvsCur	–	Buck1DvsIp Max	Buck1DvsCfgr[4:0]				
0x37	<a href="#">Buck1DvsCfgr1[7:0]</a>	–	–	Buck1DvsVlt0[5:0]					
0x38	<a href="#">Buck1DvsCfgr2[7:0]</a>	–	–	Buck1DvsVlt1[5:0]					
0x39	<a href="#">Buck1DvsCfgr3[7:0]</a>	–	–	Buck1DvsVlt2[5:0]					
0x3A	<a href="#">Buck1DvsCfgr4[7:0]</a>	–	–	Buck1DvsVlt3[5:0]					
0x3B	<a href="#">Buck1DvsSpi[7:0]</a>	–	–	Buck1SpiVlt[5:0]					
USER-BUCK2									
0x3C	<a href="#">Buck2Enal[7:0]</a>	Buck2Seq[2:0]			–	–	–	Buck2En[1:0]	
0x3D	<a href="#">Buck2Cfgr[7:0]</a>	Buck2EnbINT GR	Buck2PGOO Dena	Buck2Fast	Buck2PsvDs c	Buck2ActDs c	Buck2LowE MI	Buck2FET	Buck2EnLx Sns

ADDR ESS	NAME	MSB							LSB
0x3E	<a href="#">Buck2Cfq1[7:0]</a>	Buck2LowBW	Buck2FrcDC M	Buck2MPC Fast	Buck2FPW M	Buck2EnbIA DPT	–	–	–
0x3F	<a href="#">Buck2Iset[7:0]</a>	Buck2ISetLoo kUpb	–	–	–	Buck2ISet[3:0]			
0x40	<a href="#">Buck2VSet[7:0]</a>	–	–	Buck2Vset[5:0]					
0x41	<a href="#">Buck2Ctr[7:0]</a>	Buck2MPC7	Buck2MPC6	Buck2MPC 5	Buck2MPC4	Buck2MPC3	Buck2MPC2	Buck2MPC1	Buck2MPC 0
0x42	<a href="#">Buck2DvsCfg 0[7:0]</a>	Buck2DvsCur	–	Buck2DvsIp Max	Buck2DvsCfg[4:0]				
0x43	<a href="#">Buck2DvsCfg 1[7:0]</a>	–	–	Buck2DvsVlt0[5:0]					
0x44	<a href="#">Buck2DvsCfg 2[7:0]</a>	–	–	Buck2DvsVlt1[5:0]					
0x45	<a href="#">Buck2DvsCfg 3[7:0]</a>	–	–	Buck2DvsVlt2[5:0]					
0x46	<a href="#">Buck2DvsCfg 4[7:0]</a>	–	–	Buck2DvsVlt3[5:0]					
0x47	<a href="#">Buck2DvsSpi 7:0]</a>	–	–	Buck2SpiVlt[5:0]					
USER-BUCK3									
0x48	<a href="#">Buck3Ena[7:0]</a>	Buck3Seq[2:0]			–	–	–	Buck3En[1:0]	
0x49	<a href="#">Buck3Cfg[7:0]</a>	Buck3EnbINT GR	Buck3PGOO Dena	Buck3Fast	Buck3PsvDs c	Buck3ActDs c	Buck3LowE MI	Buck3FET	Buck3EnLx Sns
0x4A	<a href="#">Buck3Cfq1[7:0]</a>	Buck3LowBW	Buck3FrcDC M	Buck3MPC Fast	Buck3FPW M	Buck3EnbIA DPT	–	–	–
0x4B	<a href="#">Buck3Iset[7:0]</a>	Buck3ISetLoo kUpb	–	–	–	Buck3ISet[3:0]			
0x4C	<a href="#">Buck3VSet[7:0]</a>	–	–	Buck3Vset[5:0]					
0x4D	<a href="#">Buck3Ctr[7:0]</a>	Buck3MPC7	Buck3MPC6	Buck3MPC 5	Buck3MPC4	Buck3MPC3	Buck3MPC2	Buck3MPC1	Buck3MPC 0



ADDR ESS	NAME	MSB							LSB
0x4E	<a href="#">Buck3DvsCfg0[7:0]</a>	Buck3DvsCur	–	Buck3DvsIp Max	Buck3DvsCfg[4:0]				
0x4F	<a href="#">Buck3DvsCfg1[7:0]</a>	–	–	Buck3DvsVlt0[5:0]					
0x50	<a href="#">Buck3DvsCfg2[7:0]</a>	–	–	Buck3DvsVlt1[5:0]					
0x51	<a href="#">Buck3DvsCfg3[7:0]</a>	–	–	Buck3DvsVlt2[5:0]					
0x52	<a href="#">Buck3DvsCfg4[7:0]</a>	–	–	Buck3DvsVlt3[5:0]					
0x53	<a href="#">Buck3DvsSpi[7:0]</a>	–	–	Buck3SpiVlt[5:0]					
USER-BUCKBOOST									
0x54	<a href="#">BBstEna[7:0]</a>	BBstSeq[2:0]			–	–	–	BBstEn[1:0]	
0x55	<a href="#">BBstCfg[7:0]</a>	BBstIPSetLoo kUpb	–	–	BBstLowEMI	BBstActDsc	BBstRampE na	BBstMode	BBstPsvDis c
0x56	<a href="#">BBstVSet[7:0]</a>	–	–	BBstVSet[5:0]					
0x57	<a href="#">BBstISet[7:0]</a>	BBstIPSet2[3:0]				BBstIPSet1[3:0]			
0x58	<a href="#">BBstCfg1[7:0]</a>	–	BBstIpPadP Enb	BBstFast	BBZCCmpE nB	BBstFFET	BBstMPC1F CT	BBFHighSh[1:0]	
0x59	<a href="#">BBstCtr0[7:0]</a>	BBstMPC7	BBstMPC6	BBstMPC5	BBstMPC4	BBstMPC3	BBstMPC2	BBstMPC1	BBstMPC0
USER-LDO1									
0x5A	<a href="#">LDO1Ena[7:0]</a>	LDO1Seq[2:0]			–	–	–	LDO1En[1:0]	
0x5B	<a href="#">LDO1Cfg[7:0]</a>	–	–	–	–	LDO1IntSup	LDO1ActDs c	LDO1Mode	LDO1PsvDs c
0x5C	<a href="#">LDO1VSet[7:0]</a>	–	–	–	LDO1VSet[4:0]				
0x5D	<a href="#">LDO1Ctr[7:0]</a>	LDO1MPC7	LDO1MPC6	LDO1MPC5	LDO1MPC4	LDO1MPC3	LDO1MPC2	LDO1MPC1	LDO1MPC0
USER-LDO2									
0x5E	<a href="#">LDO2Ena[7:0]</a>	LDO2Seq[2:0]			–	–	–	LDO2En[1:0]	

ADDR ESS	NAME	MSB							LSB
0x5F	<a href="#">LDO2Cfg[7:0]</a>	–	–	–	LDO2_MPC 0CNF	LDO2_MPC 0CNT	LDO2ActDs c	LDO2Mode	LDO2PsvDs c
0x60	<a href="#">LDO2VSet[7:0]</a>	–	–	–	LDO2VSet[4:0]				
0x61	<a href="#">LDO2Ctr[7:0]</a>	LDO2MPC7	LDO2MPC6	LDO2MPC5	LDO2MPC4	LDO2MPC3	LDO2MPC2	LDO2MPC1	LDO2MPC0
<b>USER-LDO3</b>									
0x62	<a href="#">LDO3Ena[7:0]</a> 1	LDO3Seq[2:0]			–	–	–	LDO3En[1:0]	
0x63	<a href="#">LDO3Cfg[7:0]</a>	–	LDO3_MPC_ CNF	LDO3_NOC LP	LDO3_HICO UT	LDO3_FRC_ HIC	LDO3ActDs c	LDO3_PMO D	LDO3PsvDs c
0x64	<a href="#">LDO3VSet[7:0]</a>	–	LDO3VSet[6:0]						
0x65	<a href="#">LDO3Ctr[7:0]</a>	LDO3MPC7	LDO3MPC6	LDO3MPC5	LDO3MPC4	LDO3MPC3	LDO3MPC2	LDO3MPC1	LDO3MPC0
<b>USER-LDO4</b>									
0x66	<a href="#">LDO4Ena[7:0]</a> 1	LDO4Seq[2:0]			–	–	–	LDO4En[1:0]	
0x67	<a href="#">LDO4Cfg[7:0]</a>	–	–	–	–	LDO4VInc[1:0]		LDO4VSet	LDO4PsvDs c
0x68	<a href="#">LDO4Ctr[7:0]</a>	LDO4MPC7	LDO4MPC6	LDO4MPC5	LDO4MPC4	LDO4MPC3	LDO4MPC2	LDO4MPC1	LDO4MPC0
<b>USER-LSW1</b>									
0x69	<a href="#">LSW1Ena[7:0]</a> 1	LSW1Seq[2:0]			–	–	–	LSW1En[1:0]	
0x6A	<a href="#">LSW1Cfg[7:0]</a>	–	–	–	–	–	LSW1ActDs c	LSW1LowIq	LSW1PsvD sc
0x6B	<a href="#">LSW1Ctr[7:0]</a>	LSW1MPC7	LSW1MPC6	LSW1MPC5	LSW1MPC4	LSW1MPC3	LSW1MPC2	LSW1MPC1	LSW1MPC0
<b>USER-LSW2</b>									
0x6C	<a href="#">LSW2Ena[7:0]</a> 1	LSW2Seq[2:0]			–	–	–	LSW2En[1:0]	
0x6D	<a href="#">LSW2Cfg[7:0]</a>	–	–	–	–	–	LSW2ActDs c	LSW2LowIq	LSW2PsvD sc
0x6E	<a href="#">LSW2Ctr[7:0]</a>	LSW2MPC7	LSW2MPC6	LSW2MPC5	LSW2MPC4	LSW2MPC3	LSW2MPC2	LSW2MPC1	LSW2MPC0

ADDR ESS	NAME	MSB							LSB
<b>USER-LSW3</b>									
0x6F	<a href="#">LSW3Ena[7:0]</a> 1	LSW3Seq[2:0]			–	–	–	LSW3En[1:0]	
0x70	<a href="#">LSW3Cfq[7:0]</a>	–	–	–	–	–	LSW3ActDsc	LSW3Lowlq	LSW3PsvDsc
0x71	<a href="#">LSW3Ctrf[7:0]</a>	LSW3MPC7	LSW3MPC6	LSW3MPC5	LSW3MPC4	LSW3MPC3	LSW3MPC2	LSW3MPC1	LSW3MPC0
<b>USER-MPC_CONTROL</b>									
0x72	<a href="#">MPC0Cfq[7:0]</a> 1	MPC0Pin	–	–	MPC0Out	MPC0OD	MPC0HiZB	MPC0Res	MPC0Pup
0x73	<a href="#">MPC1Cfq[7:0]</a> 1	MPC1Pin	–	–	MPC1Out	MPC1OD	MPC1HiZB	MPC1Res	MPC1Pup
0x74	<a href="#">MPC2Cfq[7:0]</a> 1	MPC2Pin	–	–	MPC2Out	MPC2OD	MPC2HiZB	MPC2Res	MPC2Pup
0x75	<a href="#">MPC3Cfq[7:0]</a> 1	MPC3Pin	–	–	MPC3Out	MPC3OD	MPC3HiZB	MPC3Res	MPC3Pup
0x76	<a href="#">MPC4Cfq[7:0]</a> 1	MPC4Pin	–	–	MPC4Out	MPC4OD	MPC4HiZB	MPC4Res	MPC4Pup
0x77	<a href="#">MPC5Cfq[7:0]</a> 1	MPC5Pin	–	–	MPC5Out	MPC5OD	MPC5HiZB	MPC5Res	MPC5Pup
0x78	<a href="#">MPC6Cfq[7:0]</a> 1	MPC6Pin	–	–	MPC6Out	MPC6OD	MPC6HiZB	MPC6Res	MPC6Pup
0x79	<a href="#">MPC7Cfq[7:0]</a> 1	MPC7Pin	–	–	MPC7Out	MPC7OD	MPC7HiZB	MPC7Res	MPC7Pup
0x7A	<a href="#">MPCltrSts[7:0]</a> 1	–	–	–	–	USBokMPCSts	BK3PgMPCSts	BK2PgMPCSts	BK1PgMPCSts
0x7B	<a href="#">BK1ltrCfq[7:0]</a> 1	BK1PgMPCInt	BK1MPC6Sel	BK1MPC5Sel	BK1MPC4Sel	BK1MPC3Sel	BK1MPC2Sel	BK1MPC1Sel	BK1MPC0Sel
0x7C	<a href="#">BK2ltrCfq[7:0]</a> 1	BK2PgMPCInt	BK2MPC6Sel	BK2MPC5Sel	BK2MPC4Sel	BK2MPC3Sel	BK2MPC2Sel	BK2MPC1Sel	BK2MPC0Sel
0x7D	<a href="#">BK3ltrCfq[7:0]</a> 1	BK3PgMPCInt	BK3MPC6Sel	BK3MPC5Sel	BK3MPC4Sel	BK3MPC3Sel	BK3MPC2Sel	BK3MPC1Sel	BK3MPC0Sel
0x7E	<a href="#">USBokltrCfq[7:0]</a>	USBokMPCInt	USBokMPC6Sel	USBokMPC5Sel	USBokMPC4Sel	USBokMPC3Sel	USBokMPC2Sel	USBokMPC1Sel	USBokMPC0Sel

ADDR ESS	NAME	MSB							LSB
USER-BOOT									
0x80	<a href="#">PFN[7:0]</a>	–	–	–	–	–	–	PFN2Pin	PFN1Pin
0x81	<a href="#">BootCfg[7:0]</a>	PwrRstCfg[3:0]				SftRstCfg	BootDly[1:0]		ChgAlwTry
USER-COMMAND									
0x82	<a href="#">PwrCfg[7:0]</a>	–	INTBootMsk	–	–	–	–	–	StayOn
0x83	<a href="#">PwrCmd[7:0]</a>	PwrCmd[7:0]							
0x84	<a href="#">MiscFunctions[7:0]</a>	–	–	–	–	MiscFunc[3:0]			
0x86	<a href="#">LockMsk1[7:0]</a>	LD4Lck	LD3Lck	LD2Lck	LD1Lck	BBLck	BK3Lck	BK2Lck	BK1Lck
0x87	<a href="#">LockMsk2[7:0]</a>	LD4SeqLck	LD3SeqLck	LD2SeqLck	LD1SeqLck	BBSeqLck	BK3SeqLck	BK2SeqLck	BK1SeqLck
0x89	<a href="#">LockMsk3[7:0]</a>	LSW3SeqLck	LSW2SeqLck	LSW1SeqLck	–	WDLck	GMDrpLck	LimLck	ChgLck
0x8A	<a href="#">LockUnlock1[7:0]</a>	PASSWD1[7:0]							
0x8B	<a href="#">LockUnlock2[7:0]</a>	PASSWD2[7:0]							
0x8C	<a href="#">LockUnlock3[7:0]</a>	PASSWD3[7:0]							
USER-OTP									
0x8D	<a href="#">I2C_OTP_ADD[7:0]</a>	OTPDIG__ADD[7:0]							
0x8E	<a href="#">I2C_OTP_DAT[7:0]</a>	OTPDIG__DAT[7:0]							

## Register Details

### [RevID \(0x0\)](#)

BIT	7	6	5	4	3	2	1	0
Field	RevID[7:0]							

<b>Reset</b>	0x00
<b>Access Type</b>	Read Only

BITFIELD	BITS	DESCRIPTION
RevID	7:0	RevID[7:0] bits show information about the hardware revision of the MAX20356.

### Status0 (0x1)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	ThmStat[2:0]			CC1Tmo	ChgStat[3:0]			
<b>Reset</b>	0b000			0b0	0x0			
<b>Access Type</b>	Read Only			Read Only	Read Only			

BITFIELD	BITS	DESCRIPTION	DECODE
ThmStat	7:5	Status of Thermistor Monitoring.	000: Cold zone ( $V_{THM\_COLD} < V_{THM} < V_{THM\_DIS}$ ). 001: Cool zone ( $V_{THM\_COOL} < V_{THM} < V_{THM\_COLD}$ ). 010: Room zone ( $V_{THM\_WARM} < V_{THM} < V_{THM\_COOL}$ ). 011: Warm zone ( $V_{THM\_HOT} < V_{THM} < V_{THM\_WARM}$ ). 100: Hot zone ( $V_{THM} < V_{THM\_HOT}$ ). 101: No thermistor detected ( $V_{THM} > V_{THM\_DIS}$ ). 110: Thermistor monitoring disabled because CHGIN input voltage is present and ThmEn[1:0] = 00 or because CHGIN input voltage is not present and ThmEn[1:0] = HrvThmEn[1:0] = 00. 111: Thermistor monitoring disabled because CHGIN input voltage is not present, ThmEn[1:0] is not equal to 00 and HrvThmEn[1:0] = 00.
CC1Tmo	4	Status of CC1 Timeout (Based on CC1FChgTmr).	0: CC1 timeout not expired. 1: CC1 timeout expired.
ChgStat	3:0	Status of Charger.	0000: Charger off 0001: Charger IDLE mode 0010: Pre-charge in progress 0011: Fast-charge Constant Current mode 1 (CC1) in progress 0100: Fast-charge Constant current mode 2 (CC2) in progress 0101: Fast-charge Constant Voltage mode (CV) in progress 0110: Maintain charge in progress 0111: Maintain charger timer done 1000: Charger Fault - PChgTmr Expired 1001: Charger Fault - Safety Timer ChgTmr Expired 1010: RFU 1011: RFU 1100: RFU 1101: RFU 1110: CC Tracking in progress 1111: Charging suspended due to temperature (see battery charger state diagram)

### Status1 (0x2)

BIT	7	6	5	4	3	2	1	0
Field	SysBatLim	ChgSysLim	ILim	UsbOVP	UsbOk	ChgJEITASD	ChgJEITAReg	ThmSD
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only

BITFIELD	BITS	DESCRIPTION	DECODE
SysBatLim	7	Status of Charger Regulation due to SYS Voltage. Valid only when CHGIN input voltage is present, [UsbOVP,UsbOk] = 01 and charger is enabled.	0: Charge current is not being actively reduced to regulate $V_{SYS}$ . 1: Charge current actively being reduced to regulate $V_{SYS}$ collapse.
ChgSysLim	6	Status of Input Limiter Regulation due to CHGIN Voltage. Valid only when CHGIN input voltage is present and [UsbOVP,UsbOk] = 01.	0: Input limiter current is not being actively reduced to regulate $V_{CHGIN}$ . 1: Input limiter current is actively being reduced to regulate $V_{CHGIN}$ collapse.
ILim	5	Status of CHGIN Input Current Limit. Valid only when CHGIN input voltage is present and [UsbOVP,UsbOk] = 01.	0: CHGIN input current below limit. 1: CHGIN input current limit active.
UsbOVP	4	Status of CHGIN Overvoltage Protection (OVP).	0: CHGIN overvoltage not detected. 1: CHGIN overvoltage detected.
UsbOk	3	Status of CHGIN Input Voltage.	0: CHGIN input voltage not present or outside of valid range. 1: CHGIN input voltage present and valid.
ChgJEITASD	2	Status of Battery Charger Shutdown due to JEITA. Valid only when CHGIN input voltage is present, [UsbOVP,UsbOk] = 01 and charger is enabled.	0: Charger operating normally or disabled. 1: Charger disabled due to JEITA.
ChgJEITAReg	1	Status of Battery Charger Current or Voltage Reduction due to JEITA. Valid only when CHGIN input voltage is present, [UsbOVP,UsbOk] = 01 and charger is enabled.	0: Charger operating normally or disabled. 1: Charger current or voltage being actively reduced due to JEITA.
ThmSD	0	Status of Input Limiter and Charger Thermal Shutdown. Valid only when CHGIN input voltage is present.	0: Input limiter and charger operating normally. 1: Input limiter and charger in thermal shutdown.

### Status2 (0x3)

BIT	7	6	5	4	3	2	1	0
Field	DRPLDO3	SCLDO3	UVLOLD03	ThmLDO3	UVLOLD02	ThmLDO2	UVLOLD01	ThmLDO1
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only

BITFIELD	BITS	DESCRIPTION	DECODE
DRPLDO3	7	Status of LDO3 Drop Out.	0: LDO3 operating normally. 1: LDO3 DRP active.
SCLDO3	6	Status of LDO3 Short Circuit.	0: LDO3 operating normally. 1: LDO3 short circuit active.
UVLOLDO3	5	Status of LDO3 UVLO.	0: LDO3 operating normally. 1: LDO3 UVLO active.
ThmLDO3	4	Status of LDO3 Thermal Shutdown.	0: LDO3 operating normally. 1: LDO3 in thermal shutdown.
UVLOLDO2	3	Status of LDO2 UVLO.	0: LDO2 operating normally. 1: LDO2 UVLO active.
ThmLDO2	2	Status of LDO2 Thermal Shutdown.	0: LDO2 operating normally. 1: LDO2 in thermal shutdown.
UVLOLDO1	1	Status of LDO1 UVLO.	0: LDO1 operating normally. 1: LDO1 UVLO active.
ThmLDO1	0	Status of LDO1 Thermal Shutdown.	0: LDO1 operating normally. 1: LDO1 in thermal shutdown.

### Status3 (0x4)

BIT	7	6	5	4	3	2	1	0
Field	BBstFault	ThmLSW	LSW3Tmo	LSW2Tmo	LSW1Tmo	ThmBk3	ThmBk2	ThmBk1
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only

BITFIELD	BITS	DESCRIPTION	DECODE
BBstFault	7	Status of Buck-Boost Fault.	0: Buck-boost operating normally. 1: Buck-boost under fault condition.
ThmLSW	6	Status of LSW1, LSW2, and LSW3 Thermal Shutdown.	0: All the above blocks are operating normally. 1: One of the above blocks is in thermal shutdown.
LSW3Tmo	5	LSW3 Failed to Start Up During the Timeout Period.	
LSW2Tmo	4	LSW2 Failed to Start Up During the Timeout Period.	
LSW1Tmo	3	LSW1 Failed to Start Up During the Timeout Period.	
ThmBk3	2	Status of Buck3 Thermal Shutdown.	0: Buck3 operating normally. 1: Buck3 in thermal shutdown.
ThmBk2	1	Status of Buck2 Thermal Shutdown.	0: Buck2 operating normally. 1: Buck2 in thermal shutdown.
ThmBk1	0	Status of Buck1 Thermal Shutdown.	0: Buck1 operating normally. 1: Buck1 in thermal shutdown.

### Status4 (0x5)

BIT	7	6	5	4	3	2	1	0
Field	BatUvlob	StepChg	ChgVoltMode	ChgReStart	HrvBatCmp	–	–	–

<b>Reset</b>	0b0	0b0	0b0	0b0	0b0	–	–	–
<b>Access Type</b>	Read Only	Read Only	Read Only	Read Only	Read Only	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
BatUvlob	7	Status of Charger BatGood Comparator. Valid only when CHGIN input voltage is present and [UsbOVP,UsbOk] = 01.	0: $V_{BAT} < V_{BAT\_UVLO}$ . 1: $V_{BAT} > V_{BAT\_UVLO}$ or CHGIN input voltage not present.
StepChg	6	Status of Charger Step-Charge Current Reduction. Valid only when CHGIN input voltage is present, [UsbOVP,UsbOk] = 01 and charger is enabled.	0: Charger step-charge current reduction not active. 1: Charger step-charge current reduction active.
ChgVoltMode	5	Status of Charger BAT Voltage Regulation. Valid only when CHGIN input voltage is present, [UsbOVP,UsbOk] = 01, charger is enabled and SysBatLim = 0.	0: $V_{BAT} < V_{BAT\_REG}$ . 1: $V_{BAT} \geq V_{BAT\_REG}$ .
ChgReStart	4	Status of Charger BAT Restart Comparator. Valid only when CHGIN input voltage is present, [UsbOVP,UsbOk] = 01, charger is enabled and SysBatLim = 0.	0: $V_{BAT} < V_{BAT\_RECHG}$ . 1: $V_{BAT} \geq V_{BAT\_RECHG}$ .
HrvBatCmp	3	Status of Harvester BAT Comparator. Valid only when harvester interaction is enabled when HrvEn = 1.	0: $V_{BAT} < V_{BAT\_REG}$ . 1: $V_{BAT} > V_{BAT\_REG}$ .

### Int0 (0x7)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	ThmStatInt	–	–	CC1Tmolnt	–	–	–	ChgStatInt
<b>Reset</b>	0b0	–	–	0b0	–	–	–	0b0
<b>Access Type</b>	Write, Read	–	–	Write, Read	–	–	–	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
ThmStatInt	7	Change in ThmStat[2:0] Caused an Interrupt.	0x0: Not triggered since last read. 0x1: Triggered.
CC1Tmolnt	4	Change in CC1 Timeout Caused an Interrupt.	0x0: Not triggered since last read. 0x1: Triggered.
ChgStatInt	0	Change in ChgStat[3:0] Caused an Interrupt.	0x0: Not triggered since last read. 0x1: Triggered.

### Int1 (0x8)

BIT	7	6	5	4	3	2	1	0
-----	---	---	---	---	---	---	---	---



Field	SysBatLimInt	ChgSysLimInt	ILimInt	UsbOVPInt	UsbOkInt	ChgJEITASDInt	ChgJEITARegInt	ThmSDInt
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITLEVEL	BITS	DESCRIPTION	DECODE
SysBatLimInt	7	Change in SysBatLim Caused an Interrupt.	0x0: Not triggered since last read. 0x1: Triggered.
ChgSysLimInt	6	Change in ChgSysLim Caused an Interrupt.	0x0: Not triggered since last read. 0x1: Triggered.
ILimInt	5	Change in ILim Caused an Interrupt.	0x0: Not triggered since last read. 0x1: Triggered.
UsbOVPInt	4	Change in UsbOVP Caused an Interrupt.	0x0: Not triggered since last read. 0x1: Triggered.
UsbOkInt	3	Change in UsbOk Caused an Interrupt.	0x0: Not triggered since last read. 0x1: Triggered.
ChgJEITASDInt	2	Change in ChgJEITASD Caused an Interrupt.	0x0: Not triggered since last read. 0x1: Triggered.
ChgJEITARegInt	1	Change in ChgJEITAReg Caused an Interrupt.	0x0: Not triggered since last read. 0x1: Triggered.
ThmSDInt	0	Change in ThmSD Caused an Interrupt.	0x0: Not triggered since last read. 0x1: Triggered.

## Int2 (0x9)

BIT	7	6	5	4	3	2	1	0
Field	DRPLDO3Int	SCLDO3Int	UVLOLDO3Int	ThmLDO3Int	UVLOLDO2Int	ThmLDO2Int	UVLOLDO1Int	ThmLDO1Int
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITLEVEL	BITS	DESCRIPTION	DECODE
DRPLDO3Int	7	Change in DRPLDO3 Caused an Interrupt.	0x0: Not triggered since last read. 0x1: Triggered.
SCLDO3Int	6	Change in SCLDO3 Caused an Interrupt.	0x0: Not triggered since last read. 0x1: Triggered.
UVLOLDO3Int	5	Change in UVLOLDO3 Caused an Interrupt.	0x0: Not triggered since last read. 0x1: Triggered.
ThmLDO3Int	4	Change in ThmLDO3 Caused an Interrupt.	0x0: Not triggered since last read. 0x1: Triggered.
UVLOLDO2Int	3	Change in UVLOLDO2 Caused an Interrupt.	0x0: Not triggered since last read. 0x1: Triggered.
ThmLDO2Int	2	Change in ThmLDO2 Caused an Interrupt.	0x0: Not triggered since last read. 0x1: Triggered.
UVLOLDO1Int	1	Change in UVLOLDO1 Caused an Interrupt.	0x0: Not triggered since last read. 0x1: Triggered.
ThmLDO1Int	0	Change in ThmLDO1 Caused an Interrupt.	0x0: Not triggered since last read. 0x1: Triggered.

### Int3 (0xA)

BIT	7	6	5	4	3	2	1	0
Field	BBstFaultInt	ThmLSWInt	LSW3Tmolnt	LSW2Tmolnt	LSW1Tmolnt	ThmBk3Int	ThmBk2Int	ThmBk1Int
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
BBstFaultInt	7	Change in BBstFault Caused an Interrupt.	0x0: Not triggered since last read. 0x1: Triggered.
ThmLSWInt	6	Change in ThmLSW Caused an Interrupt.	0x0: Not triggered since last read. 0x1: Triggered.
LSW3Tmolnt	5	Change in LSW3Tmo Caused an Interrupt.	0x0: Not triggered since last read. 0x1: Triggered.
LSW2Tmolnt	4	Change in LSW2Tmo Caused an Interrupt.	0x0: Not triggered since last read. 0x1: Triggered.
LSW1Tmolnt	3	Change in LSW1Tmo Caused an Interrupt.	0x0: Not triggered since last read. 0x1: Triggered.
ThmBk3Int	2	Change in ThmBk3 Caused an Interrupt.	0x0: Not triggered since last read. 0x1: Triggered.
ThmBk2Int	1	Change in ThmBk2 Caused an Interrupt.	0x0: Not triggered since last read. 0x1: Triggered.
ThmBk1Int	0	Change in ThmBk1 Caused an Interrupt.	0x0: Not triggered since last read. 0x1: Triggered.

### Int4 (0xB)

BIT	7	6	5	4	3	2	1	0
Field	BatUvlobInt	StepChgInt	ChgVoltModeInt	ChgRestartInt	HrvBatCmplnt	–	–	–
Reset	0b0	0b0	0b0	0b0	0b0	–	–	–
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
BatUvlobInt	7	Change in BatUvlob Caused an Interrupt.	0x0: Not triggered since last read. 0x1: Triggered.
StepChgInt	6	Change in StepChg Caused an Interrupt.	0x0: Not triggered since last read. 0x1: Triggered.
ChgVoltModeInt	5	Change in ChgVoltMode Caused an Interrupt.	0x0: Not triggered since last read. 0x1: Triggered.
ChgRestartInt	4	Change Restart Caused an Interrupt.	0x0: Not triggered since last read. 0x1: Triggered.
HrvBatCmplnt	3	Change in HrvBatCmp Caused an Interrupt.	0x0: Not triggered since last read. 0x1: Triggered.

### Int5 (0xC)

BIT	7	6	5	4	3	2	1	0
Field	WDTmr	–	–	–	–	–	–	I2cTmolnt
Reset	0b0	–	–	–	–	–	–	0b0
Access Type	Write, Read	–	–	–	–	–	–	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
WDTmr	7	If read, watchdog does not reset the device at internal timer end.	0x0: Bit read: does not reset at the end of the timer. 0x1: Bit not read since last timer end.
I2cTmolnt	0	I <sup>2</sup> C watchdog timer expired due to 100ms bus inactivity between start and stop conditions.	0x0: Not triggered since last read. 0x1: Triggered.

### IntMask0 (0xD)

BIT	7	6	5	4	3	2	1	0
Field	ThmStatIntM	–	–	CC1TmolntM	–	–	–	ChgStatIntM
Reset	0b0	–	–	0b0	–	–	–	0b0
Access Type	Write, Read	–	–	Write, Read	–	–	–	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
ThmStatIntM	7	ThmStatIntM Masks the ThmStatInt Interrupt in the Int0 Register (0x07).	0: Masked. 1: Not masked.
CC1TmolntM	4	CC1TmolntM Masks the CC1Tmolnt Interrupt in the Int0 Register (0x07).	0: Masked. 1: Not masked.
ChgStatIntM	0	ChgStatIntM Masks the ChgStatInt Interrupt in the Int0 Register (0x07).	0: Masked. 1: Not masked.

### IntMask1 (0xE)

BIT	7	6	5	4	3	2	1	0
Field	SysBatLimIntM	ChgSysLimIntM	ILimIntM	UsbOVPIntM	UsbOkIntM	ChgJEITASDIntM	ChgJEITARegIntM	ThmSDIntM
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
SysBatLimIntM	7	SysBatLimIntM Masks the SysBatLimInt Interrupt in the Int1 Register (0x08).	0: Masked. 1: Not masked.
ChgSysLimIntM	6	ChgSysLimIntM Masks the ChgSysLimInt Interrupt in the Int1 Register (0x08).	0: Masked. 1: Not masked.
ILimIntM	5	ILimIntM Masks the ILimInt Interrupt in the Int1 Register (0x08).	0: Masked. 1: Not masked.
UsbOVPIntM	4	UsbOVPIntM Masks the UsbOVPInt Interrupt in the Int1 Register (0x08).	0: Masked. 1: Not masked.
UsbOkIntM	3	UsbOkIntM Masks the UsbOkInt Interrupt in the Int1 Register (0x08).	0: Masked. 1: Not masked.
ChgJEITASDIntM	2	ChgJEITASDIntM Masks the ChgJEITASDInt Interrupt in the Int1 Register (0x08).	0: Masked. 1: Not masked.
ChgJEITARegIntM	1	ChgJEITARegIntM Masks the ChgJEITARegInt Interrupt in the Int1 Register (0x08).	0: Masked. 1: Not masked.
ThmSDIntM	0	ThmSDIntM Masks the ThmSDInt Interrupt in the Int1 Register (0x08).	0: Masked. 1: Not masked.

**IntMask2 (0xF)**

BIT	7	6	5	4	3	2	1	0
Field	DRPLDO3IntM	SCLDO3IntM	UVLDO3IntM	ThmLDO3IntM	UVLDO2IntM	ThmLDO2IntM	UVLDO1IntM	ThmLDO1IntM
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
DRPLDO3IntM	7	DRPLDO3IntM Masks the DRPLDO3Int Interrupt in the Int2 Register (0x09).	0: Masked. 1: Not masked.
SCLDO3IntM	6	SCLDO3IntM Masks the SCLDO3Int Interrupt in the Int2 Register (0x09).	0: Masked. 1: Not masked.
UVLDO3IntM	5	UVLDO3IntM Masks the UVLDO3Int Interrupt in the Int2 Register (0x09).	0: Masked. 1: Not masked.
ThmLDO3IntM	4	ThmLDO3IntM Masks the ThmLDO3Int Interrupt in the Int2 Register (0x09).	0: Masked. 1: Not masked.
UVLDO2IntM	3	UVLDO2IntM Masks the UVLDO2Int Interrupt in the Int2 Register (0x09).	0: Masked. 1: Not masked.

BITFIELD	BITS	DESCRIPTION	DECODE
ThmLDO2IntM	2	ThmLDO2IntM Masks the ThmLDO2Int Interrupt in the Int2 Register (0x09).	0: Masked. 1: Not masked.
UVLOLDO1IntM	1	UVLOLDO1IntM Masks the UVLOLDO1Int Interrupt in the Int2 Register (0x09).	0: Masked. 1: Not masked.
ThmLDO1IntM	0	ThmLDO1IntM Masks the ThmLDO1Int Interrupt in the Int2 Register (0x09).	0: Masked. 1: Not masked.

### IntMask3 (0x10)

BIT	7	6	5	4	3	2	1	0
Field	BBstFaultIntM	ThmLSWIntM	LSW3TmolntM	LSW2TmolntM	LSW1TmolntM	ThmBk3IntM	ThmBk2IntM	ThmBk1IntM
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
BBstFaultIntM	7	BBstFaultIntM Masks the BBstFaultInt Interrupt in the Int3 Register (0xA).	0: Masked. 1: Not masked.
ThmLSWIntM	6	ThmLSWIntM Masks the ThmLSWInt Interrupt in the Int3 Register (0xA).	0: Masked. 1: Not masked.
LSW3TmolntM	5	LSW3TmolntM Masks the LSW3Tmolnt Interrupt in the Int3 Register (0xA).	0: Masked. 1: Not masked.
LSW2TmolntM	4	LSW2TmolntM Masks the LSW2Tmolnt Interrupt in the Int3 Register (0xA).	0: Masked. 1: Not masked.
LSW1TmolntM	3	LSW1TmolntM Masks the LSW1Tmolnt Interrupt in the Int3 Register (0xA).	0: Masked. 1: Not masked.
ThmBk3IntM	2	ThmBk3IntM Masks the ThmBk3Int Interrupt in the Int3 Register (0xA).	0: Masked. 1: Not masked.
ThmBk2IntM	1	ThmBk2IntM Masks the ThmBk2Int Interrupt in the Int3 Register (0xA).	0: Masked. 1: Not masked.
ThmBk1IntM	0	ThmBk1IntM Masks the ThmBk1Int Interrupt in the Int3 Register (0xA).	0: Masked. 1: Not masked.

### IntMask4 (0x11)

BIT	7	6	5	4	3	2	1	0
Field	BatUvlobIntM	StepChgIntM	ChgVoltModeM	ChgRestartM	HrvBatCmpM	–	–	–

<b>Reset</b>	0b0	0b0	0b0	0b0	0b0	–	–	–
<b>Access Type</b>	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
BatUvlobIntM	7	BatUvlobIntM Masks the BatUvlobInt Interrupt in the Int4 Register (0xB).	0: Masked. 1: Not masked.
StepChgIntM	6	StepChgIntM Masks the StepChgInt Interrupt in the Int4 Register (0xB).	0: Masked. 1: Not masked.
ChgVoltModeM	5	ChgVoltModeM Masks the ChgVoltModeInt Interrupt in the Int4 Register (0xB).	0: Masked. 1: Not masked.
ChgRestartM	4	ChgRestartM Masks the ChgRestartInt Interrupt in the Int4 Register (0xB).	0: Masked. 1: Not masked.
HrvBatCmpM	3	HrvBatCmpM Masks the HrvBatCmpInt Interrupt in the Int4 Register (0xB).	0: Masked. 1: Not masked.

#### IntMask5 (0x12)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	WDTmrM	–	–	–	–	–	–	I2cTmoIntM
<b>Reset</b>	0b0	–	–	–	–	–	–	0b0
<b>Access Type</b>	Write, Read	–	–	–	–	–	–	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
WDTmrM	7	WDTmrM Masks the WDTmr Interrupt in the Int5 Register .	0: Masked. 1: Not masked.
I2cTmoIntM	0	I2cTmoIntM Masks the I2cTmoInt Interrupt in the Int5 Register.	0: Masked. 1: Not masked.

#### ILimCtrl1 (0x13)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	ILimBlank*[1:0]		ILimMax*[2:0]			ILimCntl*[2:0]		
<b>Reset</b>	0b00		0b000			0b000		
<b>Access Type</b>	Write, Read		Write, Read			Write, Read		

BITFIELD	BITS	DESCRIPTION	DECODE
ILimBlank*	7:6	CHGIN Input Current Limiter Blanking Time (During Which the Current is Limited to $I_{LIM\_MAX}$ ).	00: No debounce (allow a few clock cycles for resampling). 01: 0.5ms. 10: 1.0ms. 11: 10.0ms.
ILimMax*	5:3	CHGIN Input Current Limiter During Blanking Time (During Which the Current is Limited to $I_{LIM\_MAX}$ ).	000: 90mA. 001: 150mA. 010: 200mA. 011: 300mA. 100: 400mA. 101: 450mA. 110: 1000mA. 111: 1500mA.
ILimCntl*	2:0	CHGIN Programmable Input Current Limit. In case $ILimCntl > ILimMax$ , then CHGIN current is limited to $ILimMax$ .	000: 90mA. 001: 150mA. 010: 200mA. 011: 300mA. 100: 400mA. 101: 450mA. 110: 1000mA. 111: 1500mA.

### ILimCtrl2 (0x14)

BIT	7	6	5	4	3	2	1	0
Field	—	—	SysDSCEn*	—	SysMinVlt*[3:0]			
Reset	—	—	0b0	—	0x0			
Access Type	—	—	Write, Read	—	Write, Read			

BITFIELD	BITS	DESCRIPTION	DECODE
SysDSCEn*	5	SYS Discharge in Battery Recovery Mode Enable.	0: No SYS discharge. 1: Enable SYS discharge prior to entering battery recovery mode.
SysMinVlt*	3:0	System (SYS) Minimum Regulated Voltage.	0000: 3.3V. 0001: 3.4V. 0010: 3.5V. 0011: 3.6V. 0100: 3.7V. 0101: 3.8V. 0110: 3.9V. 0111: 4.0V. 1000: 4.1V. 1001: 4.2V. 1010: 4.3V. 1011: 4.4V. 1100: 4.5V. 1101: 4.6V. 1110: 4.7V. 1111: 4.8V.

### DropCtrl (0x16)

BIT	7	6	5	4	3	2	1	0
-----	---	---	---	---	---	---	---	---

<b>Field</b>	SysUVLOThSel*[1:0]	–	–	–	–	–	–
<b>Reset</b>	0b00	–	–	–	–	–	–
<b>Access Type</b>	Write, Read	–	–	–	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
SysUVLOThSel*	7:6	SYS UVLO Threshold.	00: 2.7V. 01: 2.9V. 10: 3.0V. 11: 3.2V.

### ChgCur0 (0x17)

<b>BIT</b>	<b>7</b>	<b>6</b>	<b>5</b>	<b>4</b>	<b>3</b>	<b>2</b>	<b>1</b>	<b>0</b>
<b>Field</b>	–	CC1IFChg*[6:0]						
<b>Reset</b>	–	0b0000000						
<b>Access Type</b>	–	Write, Read						

BITFIELD	BITS	DESCRIPTION	DECODE
CC1IFChg*	6:0	Fast Charge Constant Current Zone 1 Charge Current Setting. 4mA to 500mA with the steps shown in the decode. Note: accuracy may be worse with settings below 10mA.	0x0: 4. 0x1: 6. 0x2: 8. 0x3: 10. 0x4: 12. 0x5: 14. 0x6: 16. 0x7: 18. 0x8: 20. 0x9: 22. 0xA: 24. 0xB: 26. 0xC: 28. 0xD: 30. 0xE: 32. 0xF: 34. 0x10: 36. 0x11: 38. 0x12: 40. 0x13: 42. 0x14: 44. 0x15: 46. 0x16: 48. 0x17: 50. 0x18: 52. 0x19: 54. 0x1A: 56. 0x1B: 58. 0x1C: 60. 0x1D: 62. 0x1E: 64. 0x1F: 66. 0x20: 68. 0x21: 70. 0x22: 72. 0x23: 74. 0x24: 76.



BITFIELD	BITS	DESCRIPTION	DECODE
			0x25: 78. 0x26: 80. 0x27: 82. 0x28: 84. 0x29: 86. 0x2A: 88. 0x2B: 90. 0x2C: 92. 0x2D: 94. 0x2E: 96. 0x2F: 98. 0x30: 100. 0x31: 102. 0x32: 104. 0x33: 106. 0x34: 108. 0x35: 110. 0x36: 112. 0x37: 114. 0x38: 116. 0x39: 118. 0x3A: 120. 0x3B: 122. 0x3C: 124. 0x3D: 126. 0x3E: 128. 0x3F: 130. 0x40: 140. 0x41: 150. 0x42: 160. 0x43: 170. 0x44: 180. 0x45: 190. 0x46: 200. 0x47: 210. 0x48: 220. 0x49: 230. 0x4A: 240. 0x4B: 250. 0x4C: 260. 0x4D: 270. 0x4E: 280. 0x4F: 290. 0x50: 300. 0x51: 310. 0x52: 320. 0x53: 330. 0x54: 340. 0x55: 350. 0x56: 360. 0x57: 370. 0x58: 380. 0x59: 390. 0x5A: 400. 0x5B: 410. 0x5C: 420. 0x5D: 430. 0x5E: 440. 0x5F: 450. 0x60: 460. 0x61: 470. 0x62: 480. 0x63: 490. 0x64: 500. Others: 500.

### ChgCur1 (0x18)

BIT	7	6	5	4	3	2	1	0
Field	–	CC2IFChg*[6:0]						
Reset	–	0b0000000						
Access Type	–	Write, Read						

BITLEN	BITS	DESCRIPTION	DECODE
CC2IFChg*	6:0	Fast Charge Constant Current Zone 2 Charge Current Setting. 4mA to 500mA with the steps shown in the decode. Note: accuracy may be worse with settings below 10mA.	0x0: 4. 0x1: 6. 0x2: 8. 0x3: 10. 0x4: 12. 0x5: 14. 0x6: 16. 0x7: 18. 0x8: 20. 0x9: 22. 0xA: 24. 0xB: 26. 0xC: 28. 0xD: 30. 0xE: 32. 0xF: 34. 0x10: 36. 0x11: 38. 0x12: 40. 0x13: 42. 0x14: 44. 0x15: 46. 0x16: 48. 0x17: 50. 0x18: 52. 0x19: 54. 0x1A: 56. 0x1B: 58. 0x1C: 60. 0x1D: 62. 0x1E: 64. 0x1F: 66. 0x20: 68. 0x21: 70. 0x22: 72. 0x23: 74. 0x24: 76. 0x25: 78. 0x26: 80. 0x27: 82. 0x28: 84. 0x29: 86. 0x2A: 88. 0x2B: 90. 0x2C: 92. 0x2D: 94. 0x2E: 96. 0x2F: 98. 0x30: 100. 0x31: 102. 0x32: 104. 0x33: 106. 0x34: 108. 0x35: 110. 0x36: 112. 0x37: 114.

BITLED	BITS	DESCRIPTION	DECODE
			0x38: 116. 0x39: 118. 0x3A: 120. 0x3B: 122. 0x3C: 124. 0x3D: 126. 0x3E: 128. 0x3F: 130. 0x40: 140. 0x41: 150. 0x42: 160. 0x43: 170. 0x44: 180. 0x45: 190. 0x46: 200. 0x47: 210. 0x48: 220. 0x49: 230. 0x4A: 240. 0x4B: 250. 0x4C: 260. 0x4D: 270. 0x4E: 280. 0x4F: 290. 0x50: 300. 0x51: 310. 0x52: 320. 0x53: 330. 0x54: 340. 0x55: 350. 0x56: 360. 0x57: 370. 0x58: 380. 0x59: 390. 0x5A: 400. 0x5B: 410. 0x5C: 420. 0x5D: 430. 0x5E: 440. 0x5F: 450. 0x60: 460. 0x61: 470. 0x62: 480. 0x63: 490. 0x64: 500. Others: 500.

### ChgCntl0 (0x19)

BITLED	7	6	5	4	3	2	1	0
Field	ChgEn*	ChgAutoStop*	ChgAutoReSta*	–	FrcRchgMonEn*	CC1RoomOnly*	CC1TmoLimit*	CC1Enable*
Reset	0b0	0b0	0b0	–	0b0	0b0	0b0	0b0
Access Type	Write, Read	Write, Read	Write, Read	–	Write, Read	Write, Read	Write, Read	Write, Read

BITLED	BITS	DESCRIPTION	DECODE
ChgEn*	7	Charger On/Off Control. Does not affect input limiter and SYS node.	0: Charger disabled. 1: Charger enabled.

BITFIELD	BITS	DESCRIPTION	DECODE
ChgAutoStop*	6	Charger Autostop Control. Controls the transition from maintain charge to maintain charge done. See the Battery Charger State Diagram.	0: Autostop disabled. 1: Autostop enabled.
ChgAutoReSta*	5	Charger Auto-Restart Control. See Battery Charger State Diagram.	0: Charger remains in maintain-charge done even when $V_{BAT}$ is less than recharge threshold. 1: Charger automatically restarts when $V_{BAT}$ drops below recharge threshold.
FrcRchgMonEn*	3	Enable Control for the Recharge Battery Threshold Comparator. This control bit is useful when ChgEn = 0 to allow the recharge battery monitor to keep running. When ChgEn = 1 this bit is don't care and the recharge battery monitor is enabled.	0: Recharge Battery monitor disabled. 1: Recharge Battery monitor enabled.
CC1RoomOnly*	2	Sets the Behavior of Step Charging. If set to 1, CC1 fast charge works in room zone only.	0: Run CC1 in any THM temperature range based on ThmEn and ThmCfgX regs. 1: Run CC1 at THM room temperature only.
CC1TmoLimit*	1	Sets the Behavior of Step Charging. CC1 fast charge phase runs without timer limitation.	0: Run CC1 phase with no timer. Limitation due to CC1FChgTmr. 1: Run CC1 phase with timer. Limitation set by CC1FChgTmr.
CC1Enable*	0	Enable Control for the CC1 Charging Phase. Allows the unit to step charge the battery by entering the CC1 charging phase. If set to 0, charger only works in CC2 fast charge state and step charging is disabled.	0: CC1 phase disabled (not entered or skipped). 1: CC1 phase enabled.

### ChgCntl1 (0x1A)

BIT	7	6	5	4	3	2	1	0
Field	BatReChg*[1:0]		ChgBatReg*[5:0]					
Reset	0b00		0b000000					
Access Type	Write, Read		Write, Read					

BITFIELD	BITS	DESCRIPTION	DECODE
BatReChg*	7:6	Charger Recharge Threshold in Relation to ChgBatReg[5:0].	00: ChgBatReg[5:0] - 50mV. 01: ChgBatReg[5:0] - 100mV. 10: ChgBatReg[5:0] - 150mV. 11: ChgBatReg[5:0] - 220mV.
ChgBatReg*	5:0	Charger Battery Regulation Voltage.	0x0: 4.15V. 0x1: 4.16V. 0x2: 4.17V. 0x3: 4.18V. 0x4: 4.19V. 0x5: 4.20V. 0x6: 4.21V. 0x7: 4.22V. 0x8: 4.23V. 0x9: 4.24V. 0xA: 4.25V. 0xB: 4.26V.

BITLEVEL	BITS	DESCRIPTION	DECODE
			0xC: 4.27V. 0xD: 4.28V. 0xE: 4.29V. 0xF: 4.30V. 0x10: 4.31V. 0x11: 4.32V. 0x12: 4.33V. 0x13: 4.34V. 0x14: 4.35V. 0x15: 4.36V. 0x16: 4.37V. 0x17: 4.38V. 0x18: 4.39V. 0x19: 4.40V. 0x1A: 4.41V. 0x1B: 4.42V. 0x1C: 4.43V. 0x1D: 4.44V. 0x1E: 4.45V. 0x1F: 4.46V. 0x20: 4.47V. 0x21: 4.48V. 0x22: 4.49V. 0x23: 4.50V. 0x24: 4.51V. 0x25: 4.52V. 0x26: 4.53V. 0x27: 4.54V. 0x28: 4.55V. 0x29: 4.56V. 0x2A: 4.57V. 0x2B: 4.58V. 0x2C: 4.59V. 0x2D: 4.60V. 0x2E: 4.61V. 0x2F: 4.62V. 0x30: 4.63V. 0x31: 4.64V. 0x32: 4.65V. 0x33: 4.66V. 0x34: 4.67V. 0x35: 4.68V. 0x36: 4.69V. 0x37: 4.70V. 0x38: 4.70V. 0x39: 4.70V. 0x3A: 4.70V. 0x3B: 4.70V. 0x3C: 4.70V. 0x3D: 4.70V. 0x3E: 4.70V. 0x3F: 4.70V.

### ChgCntl2 (0x1B)

BIT	7	6	5	4	3	2	1	0
Field	—	VPChg*[2:0]			IPChg*[1:0]		IChgDone*[1:0]	
Reset	—	0b000			0b00		0b00	
Access Type	—	Write, Read			Write, Read		Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
VPC <sub>chg</sub> *	6:4	Charger Precharge Voltage Rising Threshold.	000: 2.70V. 001: 2.80V. 010: 2.90V. 011: 3.00V. 100: 3.10V. 101: 3.20V. 110: 3.30V. 111: 3.40V.
IPC <sub>chg</sub> *	3:2	Charger Precharge Current.	00: 0.05 x I <sub>FCHG</sub> . 01: 0.10 x I <sub>FCHG</sub> . 10: 0.20 x I <sub>FCHG</sub> . 11: 0.30 x I <sub>FCHG</sub> .
IC <sub>chg</sub> Done*	1:0	Charger Charge-Done Current Threshold.	00: 0.025 x I <sub>FCHG</sub> . 01: 0.05 x I <sub>FCHG</sub> . 10: 0.10 x I <sub>FCHG</sub> . 11: 0.20 x I <sub>FCHG</sub> .

### ChgTmr (0x1C)

BIT	7	6	5	4	3	2	1	0
Field	MtChgTmr*[1:0]		PChgTmr*[1:0]		CC1FChgTmr*[1:0]		ChgTmr*[1:0]	
Reset	0b00		0b00		0b00		0b00	
Access Type	Write, Read		Write, Read		Write, Read		Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
MtChgTmr*	7:6	Charger Maintain-Charge Timer.	00: 0min. 01: 15min. 10: 30min. 11: 60min.
PChgTmr*	5:4	Charger Precharge Timer.	00: 30min. 01: 60min. 10: 120min. 11: 240min.
CC1FChgTmr*	3:2	Charger Fast Charge CC1 State Timer.	00: 30min. 01: 60min. 10: 120min. 11: 240min.
ChgTmr*	1:0	Charger Safety Timer. Runs through all charging states.	00: 75min. 01: 150min. 10: 300min. 11: 600min.

### ChgCfg0 (0x1D)

BIT	7	6	5	4	3	2	1	0
Field	—	ChgStepHyst*[2:0]			ChgStepRise*[3:0]			
Reset	—	0b000			0x0			
Access Type	—	Write, Read			Write, Read			

BITFIELD	BITS	DESCRIPTION	DECODE
ChgStepHyst*	6:4	Charger Step-Charge Voltage Threshold Hysteresis.	000: 100mV. 001: 200mV. 010: 300mV. 011: 400mV. 100: 500mV. 101: 600mV. 110: Reserved (600mV). 111: Reserved (600mV).
ChgStepRise*	3:0	Charger Step-Charge Voltage Rising Threshold.	0000: 3.80V. 0001: 3.85V. 0010: 3.90V. 0011: 3.95V. 0100: 4.00V. 0101: 4.05V. 0110: 4.10V. 0111: 4.15V. 1000: 4.20V. 1001: 4.25V. 1010: 4.30V. 1011: 4.35V. 1100: 4.40V. 1101: 4.45V. 1110: 4.50V. 1111: 4.55V.

### ThmCfg0 (0x1E)

BIT	7	6	5	4	3	2	1	0
Field	ChgCoolCC1IFChg*[2:0]			ChgCoolBatReg*[1:0]		ChgCoolCC2IFChg*[2:0]		
Reset	0b111			0b11		0b111		
Access Type	Write, Read			Write, Read		Write, Read		

BITFIELD	BITS	DESCRIPTION	DECODE
ChgCoolCC1IFChg*	7:5	Charger Cool-Zone Fast-Charge Current Reduction. Sets the modified fast-charge current when the cool temperature zone is entered according to thermistor monitoring.	000: 0.2 x I <sub>FCHG</sub> . 001: 0.3 x I <sub>FCHG</sub> . 010: 0.4 x I <sub>FCHG</sub> . 011: 0.5 x I <sub>FCHG</sub> . 100: 0.6 x I <sub>FCHG</sub> . 101: 0.7 x I <sub>FCHG</sub> . 110: 0.8 x I <sub>FCHG</sub> . 111: 1.0 x I <sub>FCHG</sub> .
ChgCoolBatReg*	4:3	Charger Cool-Zone Battery Regulation Voltage Reduction. Sets the modified battery regulation voltage when the cool temperature zone is entered according to thermistor monitoring.	00: ChgBatReg[5:0] - 150mV. 01: ChgBatReg[5:0] - 100mV. 10: ChgBatReg[5:0] - 50mV. 11: ChgBatReg[5:0].
ChgCoolCC2IFChg*	2:0	Charger Cool-Zone Fast-Charge Current Reduction. Sets the modified fast-charge current when the cool temperature zone is entered according to thermistor monitoring.	000: 0.2 x I <sub>FCHG</sub> . 001: 0.3 x I <sub>FCHG</sub> . 010: 0.4 x I <sub>FCHG</sub> . 011: 0.5 x I <sub>FCHG</sub> . 100: 0.6 x I <sub>FCHG</sub> . 101: 0.7 x I <sub>FCHG</sub> . 110: 0.8 x I <sub>FCHG</sub> . 111: 1.0 x I <sub>FCHG</sub> .

### ThmCfg1 (0x1F)

BIT	7	6	5	4	3	2	1	0
Field	ChgRoomCC1IFChg*[2:0]			ChgRoomBatReg*[1:0]		ChgRoomCC2IFChg*[2:0]		
Reset	0b111			0b11		0b111		
Access Type	Write, Read			Write, Read		Write, Read		

BITFIELD	BITS	DESCRIPTION	DECODE
ChgRoomCC1IFChg*	7:5	Charger Room-Zone Fast-Charge Current Reduction. Sets the modified fast-charge current when the room temperature zone is entered according to thermistor monitoring.	000: 0.2 x I <sub>FCHG</sub> . 001: 0.3 x I <sub>FCHG</sub> . 010: 0.4 x I <sub>FCHG</sub> . 011: 0.5 x I <sub>FCHG</sub> . 100: 0.6 x I <sub>FCHG</sub> . 101: 0.7 x I <sub>FCHG</sub> . 110: 0.8 x I <sub>FCHG</sub> . 111: 1.0 x I <sub>FCHG</sub> .
ChgRoomBatReg*	4:3	Charger Room-Zone Battery Regulation Voltage Reduction. Sets the modified battery regulation voltage when the room temperature zone is entered according to thermistor monitoring.	00: ChgBatReg[5:0] - 150mV. 01: ChgBatReg[5:0] - 100mV. 10: ChgBatReg[5:0] - 50mV. 11: ChgBatReg[5:0].
ChgRoomCC2IFChg*	2:0	Charger Room-Zone Fast-Charge Current Reduction. Sets the modified fast-charge current when the room temperature zone is entered according to thermistor monitoring.	000: 0.2 x I <sub>FCHG</sub> . 001: 0.3 x I <sub>FCHG</sub> . 010: 0.4 x I <sub>FCHG</sub> . 011: 0.5 x I <sub>FCHG</sub> . 100: 0.6 x I <sub>FCHG</sub> . 101: 0.7 x I <sub>FCHG</sub> . 110: 0.8 x I <sub>FCHG</sub> . 111: 1.0 x I <sub>FCHG</sub> .

### ThmCfg2 (0x20)

BIT	7	6	5	4	3	2	1	0
Field	ChgWarmCC1IFChg*[2:0]			ChgWarmBatReg*[1:0]		ChgWarmCC2IFChg*[2:0]		
Reset	0b111			0b11		0b111		
Access Type	Write, Read			Write, Read		Write, Read		

BITFIELD	BITS	DESCRIPTION	DECODE
ChgWarmCC1IFChg*	7:5	Charger Warm-Zone Fast-Charge Current Reduction. Sets the modified fast-charge current when the warm temperature zone is entered according to thermistor monitoring.	000: 0.2 x I <sub>FCHG</sub> . 001: 0.3 x I <sub>FCHG</sub> . 010: 0.4 x I <sub>FCHG</sub> . 011: 0.5 x I <sub>FCHG</sub> . 100: 0.6 x I <sub>FCHG</sub> . 101: 0.7 x I <sub>FCHG</sub> . 110: 0.8 x I <sub>FCHG</sub> . 111: 1.0 x I <sub>FCHG</sub> .
ChgWarmBatReg*	4:3	Charger Warm-Zone Battery Regulation Voltage Reduction. Sets the modified battery regulation voltage when	00: ChgBatReg[5:0] - 150mV. 01: ChgBatReg[5:0] - 100mV. 10: ChgBatReg[5:0] - 50mV. 11: ChgBatReg[5:0].



BITFIELD	BITS	DESCRIPTION	DECODE
		the Warmtemperature zone is entered according to thermistor monitoring.	
ChgWarmCC2IFChg*	2:0	Charger Warm-Zone Fast-Charge Current Reduction. Sets the modified fast-charge current when the warm temperature zone is entered according to thermistor monitoring.	000: 0.2 x I <sub>FCHG</sub> . 001: 0.3 x I <sub>FCHG</sub> . 010: 0.4 x I <sub>FCHG</sub> . 011: 0.5 x I <sub>FCHG</sub> . 100: 0.6 x I <sub>FCHG</sub> . 101: 0.7 x I <sub>FCHG</sub> . 110: 0.8 x I <sub>FCHG</sub> . 111: 1.0 x I <sub>FCHG</sub> .

### ThmCfg3 (0x21)

BIT	7	6	5	4	3	2	1	0
Field	—	—	ChgT1ThrDef*[2:0]			ChgT1ThrCC1*[2:0]		
Reset	—	—	0b111			0b111		
Access Type	—	—	Write, Read			Write, Read		

BITFIELD	BITS	DESCRIPTION	DECODE
ChgT1ThrDef*	5:3	JEITA T1 Default Setting.	000: -20°C. 001: -15°C. 010: -10°C. 011: -5°C. 100: 0°C. 101: +5°C. 110: +10°C. 111: +15°C.
ChgT1ThrCC1*	2:0	JEITA T1 CC1 Setting.	000: -20°C. 001: -15°C. 010: -10°C. 011: -5°C. 100: 0°C. 101: +5°C. 110: +10°C. 111: +15°C.

### ThmCfg4 (0x22)

BIT	7	6	5	4	3	2	1	0
Field	—	—	ChgT2ThrDef*[2:0]			ChgT2ThrCC1*[2:0]		
Reset	—	—	0b111			0b111		
Access Type	—	—	Write, Read			Write, Read		

BITFIELD	BITS	DESCRIPTION	DECODE
ChgT2ThrDef*	5:3	JEITA T2 Default Setting.	000: -10°C. 001: -5°C.

BITFIELD	BITS	DESCRIPTION	DECODE
			010: 0°C. 011: +5°C. 100: +10°C. 101: +15°C. 110: +20°C. 111: +25°C.
ChgT2ThrCC1*	2:0	JEITA T2 CC1 Setting.	000: -10°C. 001: -5°C. 010: 0°C. 011: +5°C. 100: +10°C. 101: +15°C. 110: +20°C. 111: +25°C.

### ThmCfg5 (0x23)

BIT	7	6	5	4	3	2	1	0
Field	—	—	ChgT3ThrDef*[2:0]			ChgT3ThrCC1*[2:0]		
Reset	—	—	0b111			0b111		
Access Type	—	—	Write, Read			Write, Read		

BITFIELD	BITS	DESCRIPTION	DECODE
ChgT3ThrDef*	5:3	JEITA T3 Default Setting.	000: +20°C. 001: +25°C. 010: +30°C. 011: +35°C. 100: +40°C. 101: +45°C. 110: +50°C. 111: +55°C.
ChgT3ThrCC1*	2:0	JEITA T3 CC1 Setting.	000: +20°C. 001: +25°C. 010: +30°C. 011: +35°C. 100: +40°C. 101: +45°C. 110: +50°C. 111: +55°C.

### ThmCfg6 (0x24)

BIT	7	6	5	4	3	2	1	0
Field	—	—	ChgT4ThrDef*[2:0]			ChgT4ThrCC1*[2:0]		
Reset	—	—	0b111			0b111		
Access Type	—	—	Write, Read			Write, Read		

BITFIELD	BITS	DESCRIPTION	DECODE
ChgT4ThrDef*	5:3	JEITA T4 Default Setting.	000: +35°C. 001: +40°C. 010: +45°C. 011: +50°C. 100: +55°C. 101: +60°C. 110: +65°C. 111: +70°C.
ChgT4ThrCC1*	2:0	JEITA T4 CC1 Setting.	000: +35°C. 001: +40°C. 010: +45°C. 011: +50°C. 100: +55°C. 101: +60°C. 110: +65°C. 111: +70°C.

### ThmCfg7 (0x25)

BIT	7	6	5	4	3	2	1	0
Field	ChgThrmLim*[3:0]				ThmPUSel*	ThmEn*[2:0]		
Reset	0x0				0b0	0b000		
Access Type	Write, Read				Write, Read	Write, Read		

BITFIELD	BITS	DESCRIPTION	DECODE
ChgThrmLim*	7:4	Setting of the Thermal Threshold.	0x0: +40°C. 0x1: +45°C. 0x2: +50°C. 0x3: +55°C. 0x4: +60°C. 0x5: +65°C. 0x6: +70°C. 0x7: +75°C. 0x8: +80°C. 0x9: +85°C. 0xA: +90°C. 0xB: +95°C. 0xC: +100°C. 0xD: +105°C. 0xE: +110°C. 0xF: +115°C.
ThmPUSel*	3	THM Internal Pull-Up Selection.	0: 10kΩ THM pull-up. 1: 100kΩ THM pull-up.
ThmEn*	2:0	Charger Thermistor Monitoring Related Control. Valid only when CHGIN input voltage is present.	000: Thermistor monitoring disabled. 001: Thermistor monitoring enabled when CHGIN is present. Because of JEITA, battery is charged only in the cool and room temperature zones. 010: Thermistor monitoring enabled when CHGIN is present. Because of JEITA, battery is charged only in the room and warm temperature zones. 011: Thermistor monitoring enabled when CHGIN is present. Because of JEITA, battery is charged only in the cool, room, and warm temperature zones. 100: Thermistor monitoring disabled. 101: Thermistor monitoring enabled, but charger not affected by JEITA. 110: Thermistor monitoring enabled, but charger not affected by JEITA.

BITFIELD	BITS	DESCRIPTION	DECODE
			111: Thermistor monitoring enabled, but charger not affected by JEITA.

### ChgCtr1 (0x26)

BIT	7	6	5	4	3	2	1	0
Field	ChgFresh*	–	–	–	–	–	–	–
Reset	0b0	–	–	–	–	–	–	–
Access Type	Write, Read	–	–	–	–	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
ChgFresh*	7	Charge Due to VBAT Less Than Recharge Voltage Threshold Control.	0: When CHGIN is inserted, if BAT voltage is greater than V <sub>BAT_RECHG</sub> recharge threshold, the device stays in idle state. 1: When CHGIN is inserted, the device goes to charger boot state.

### ChgCtr2 (0x27)

BIT	7	6	5	4	3	2	1	0
Field	–	BattPullDown*	FrcPChg*	–	–	–	–	–
Reset	–	0b0	0b0	–	–	–	–	–
Access Type	–	Write, Read	Write, Read	–	–	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
BattPullDown*	6	Pull-Down Resistor Enable on BAT. To probe for battery presence, connect this pull-down to discharge capacitance on the node in case a battery is not present, then check BatUvlob. If BatUvlob is 0, then either no battery is present or the pack protector is open. At this point, forced precharge can be enabled by FrcPchg and the voltage of the battery node can be checked by ChgVoltMode. If ChgVoltMode = 1, then the battery is not present as the capacitor has been quickly charged. If ChgVoltMode = 1, then likely a battery is present but with its pack protector open. Note that if the SysBatLim status is 1, then this bit is not reliable because the limiter is not allowing the charger to force any current into the BAT node.	0: Pull-down resistor disabled. 1: Pull-down resistor enabled.

BITLED	BITS	DESCRIPTION	DECODE
FrcPChg*	5	Charger Forced Precharge Mode. Valid only if ChgEn = 1. To be used with pack protector detection described in BatPullDown register description.	0: Charger operating normally. 1: Charger current is forced to precharge value.

### HrvBatCfg0 (0x28)

BIT	7	6	5	4	3	2	1	0
Field	HrvModCfg*[1:0]		HrvThmEn*[1:0]		–	–	HrvThmDio*	HrvFreeMPC
Reset	0b00		0b00		–	–	0b0	0b0
Access Type	Write, Read		Write, Read		–	–	Write, Read	Write, Read

BITLED	BITS	DESCRIPTION	DECODE
HrvModCfg*	7:6	Harvester CHGOUT-SYS FET Control. Valid when CHGIN input voltage is not present and interaction with harvester is enabled when HrvEn = 1. If HrvEn = 0 and CHGIN input voltage is not present, the CHGOUT-SYS FET is fully on (direct-path). If CHGIN input voltage is present, the CHGOUT-SYS FET is controlled by the charger.	00: Direct-path (CHGOUT-SYS FET fully on) forced active. 01: Direct-path active if V <sub>CHGOUT</sub> < ChgBatReg[5:0] and ideal CHGOUT-to-SYS diode active if V <sub>CHGOUT</sub> > ChgBatReg[5:0]. Once ideal diode has been activated, a hysteresis equal to BatReChg[1:0] is applied on ChgBatReg[5:0] threshold. 10: Ideal CHGOUT-to-SYS diode (CHGOUT-SYS FET controlled to allow current flowing from CHGOUT to SYS with a low drop and to not allow current flowing from SYS to CHGOUT) forced active. 11: Reserved.
HrvThmEn*	5:4	Periodic Thermistor Monitoring Related Control. Valid when CHGIN input voltage is not present and interaction with harvester is enabled when HrvEn = 1. If HrvThmEn[1:0] is different from 00, thermistor (V <sub>THM</sub> ) is periodically monitored by exploiting fuel gauge periodic measurements timing.	00: Periodic thermistor monitoring disabled. 01: Periodic thermistor monitoring enabled and harvester charging enabled in the cool and room temperature zones. 10: Periodic thermistor monitoring enabled and harvester charging enabled in the room and warm temperature zones. 11: Periodic thermistor monitoring enabled and harvester charging enabled in the cool, room, and warm temperature zones.
HrvThmDio*	1	Harvester Charging Disabled Condition Control. Valid when CHGIN input voltage is not present, interaction with harvester is enabled by HrvEn = 1, HrvThmEn[1:0] is different from 00 and the temperature is in a zone where charging from harvester is inhibited. If HrvEn = 1 and CHGIN input voltage is present, the harvester is permanently disabled through the MPC6 output.	0: Harvester is disabled through the MPC6 output and the CHGOUT-SYS FET is controlled through HrvModCfg[1:0]. 1: Harvester is not disabled through the MPC6 output and ideal CHGOUT-to-SYS diode is forced active regardless of HrvModCfg[1:0].
HrvFreeMPC	0	When the harvester mode OTP is enabled, the MPC6 and MPC7 pins are captive to the harvester function.	0: MPC6 and MPC7 are used for disable output and wake input for interaction with harvester. 1: MPC6 and MPC7 can be used with other setting.

**MONCfg (0x29)**

BIT	7	6	5	4	3	2	1	0
Field	–	MONRatioCfg[1:0]		MONHiZ	MONCtr[3:0]			
Reset	–	0b00		0b1	0x0			
Access Type	–	Write, Read		Write, Read	Write, Read			

BITFIELD	BITS	DESCRIPTION	DECODE
MONRatioCfg	6:5	IVMON Multiplexer Resistive Partition Selector.	00: 1:1. 01: 2:1. 10: 3:1. 11: 4:1.
MONHiZ	4	IVMON Multiplexer Disabled Condition. Valid when IVMONCntl = 0000.	0: IVMON is pulled low by a 59kΩ (typ) resistor. 1: IVMON is high-impedance.
MONCtr	3:0	IVMON Multiplexer Input Channel Selector.	0000: IVMON multiplexer disabled; high-impedance. 0001: Charger current. 0010: BAT. 0011: SYS. 0100: BK1OUT. 0101: BK2OUT. 0110: BK3OUT. 0111: L1OUT. 1000: L2OUT. 1001: L3OUT. 1010: BBOUT. 1011: THM. 1100: GND. 1101: RTC_LDO. 1110: GND. 1111: Reserved.

**WDCntl (0x2A)**

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	WDRstType[1:0]		WDTmrSel[1:0]	
Reset	–	–	–	–	0b00		0b00	
Access Type	–	–	–	–	Write, Read		Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
WDRstType	3:2	Watchdog Reset Type.	00: Watchdog is off. 01: Charger and limiter registers reset. 11: Soft reset. 11: Hard reset.
WDTmrSel	1:0	Select Watchdog Timer Interval. Set WDRstType = 0 before changing WDTmrSel. After reset or upon activation, the first watchdog timer expiration event is ignored, effectively doubling the time of the first interval.	00: 4s. 01: 8s. 10: 16s. 11: 32s.

**Buck1Ena (0x30)**

BIT	7	6	5	4	3	2	1	0
Field	Buck1Seq[2:0]			—	—	—	Buck1En[1:0]	
Reset	0b000			—	—	—	0b00	
Access Type	Write, Read			—	—	—	Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
Buck1Seq	7:5	Buck1 Enable Configuration.	000: Disabled. 001: Reserved. 010: Enabled at 0% of boot/POR process delay control. 011: Enabled at 25% of boot/POR process delay control. 100: Enabled at 50% of boot/POR process delay control. 101: Reserved. 110: Reserved. 111: Controlled by Buck1En[1:0] after 100% of boot/POR process delay control.
Buck1En	1:0	Buck1 Enable Configuration. (Effective only when Buck1Seq = 111.)	00: Disabled: BK1OUT not actively discharged unless hard-reset/shutdown/off mode. 01: Enabled. 10: Controlled by MPC_ (see the Buck1MPC_ bits). 11: Reserved.

**Buck1Cfg0 (0x31)**

BIT	7	6	5	4	3	2	1	0
Field	Buck1EnbINTGR	Buck1PGOODena	Buck1Fast	Buck1PsvDsc	Buck1ActDsc	Buck1LowEMI	Buck1FET	Buck1EnLxSns
Reset	0b0	0b1	0b0	0b1	0b0	0b0	0b0	0b0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
Buck1EnbINTGR	7	Buck1 Integrator Feedback Disable.	0: Integrator enabled. 1: Integrator disabled—proportional control only.
Buck1PGOODena	6	Buck1 PGOOD Comparator Control.	0: PGOOD comparator disabled during voltage transition after startup. 1: PGOOD comparator enabled during voltage transition after startup.
Buck1Fast	5	Buck1 Pretrigger Mode Setting.	0: Normal, low quiescent current operation. 1: Increased quiescent mode for fast load transient response. Quiescent current increased to 30µA.
Buck1PsvDsc	4	Buck1 Passive Discharge Control.	0: Buck1 passively discharged only in hard reset. 1: Buck1 passively discharged in hard reset or enable low.
Buck1ActDsc	3	Buck1 Active Discharge Control.	0: Buck1 actively discharged only in hard reset. 1: Buck1 actively discharged in hard reset or enable low.
Buck1LowEMI	2	Buck1 Low EMI Mode.	0: Normal operation. 1: Slow rise/fall edges on BK1LX by 3x.

BITFIELD	BITS	DESCRIPTION	DECODE
Buck1FET	1	Buck1 Force FET Scaling. Reduce the FET size by a factor of two. Used to optimize the efficiency when Buck1Iset must be < 100mA (e.g., to mitigate noise at low frequencies).	0: FET scaling disabled. 1: FET scaling enabled.
Buck1EnLxSns	0	Buck1 LX Sense Control. Selects the condition to turn on freewheeling FET. Keep it to 0 for Buck1Vset ≤ 1.6V.	0: Enter freewheeling mode after inductor current zero-crossing 1: Enter freewheeling mode on V <sub>LX</sub> high detection after inductor current zero-crossing

**Buck1Cfg1 (0x32)**

BIT	7	6	5	4	3	2	1	0
Field	Buck1LowBW	Buck1FrcDCM	Buck1MPCFast	Buck1FPWM	Buck1EnlADPT	—	—	—
Reset	0b0	0b0	0b0	0b0	0b0	—	—	—
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	—	—	—

BITFIELD	BITS	DESCRIPTION	DECODE
Buck1LowBW	7	Buck1 Low Bandwidth Mode. This mode reduces the amount of capacitance required to minimize jitter when transitioning from DCM to CCM. If this bit is enabled, the output capacitance requirement is cut in half.	0: High bandwidth mode. 1: Low bandwidth mode.
Buck1FrcDCM	6	Buck1 Forced Discontinuous Conduction Mode (DCM). Improves light load efficiency at the expense of load regulation error at higher loads. This should only be used if the expected maximum load is less than 50mA.	0: Normal operation. 1: Forced DCM operation.
Buck1MPCFast	5	Buck1 Fast Mode by MPC2 Control.	0: Buck1 fast mode control by MPC2 disabled. 1: Buck1 fast mode control by MPC2 enabled.
Buck1FPWM	4	Buck1 Forced PWM Mode Control.	0: Normal operation. 1: Forced PWM mode enabled.
Buck1EnlADPT	3	Buck1 Adaptive Peak Current Mode Control.	0: Adaptive peak current mode enabled. 1: Peak current fixed at value set in Buck1Iset.

**Buck1Iset (0x33)**

BIT	7	6	5	4	3	2	1	0
Field	Buck1IsetLookUpb	—	—	—	Buck1Iset[3:0]			
Reset	0b0	—	—	—	0x0			
Access Type	Write, Read	—	—	—	Write, Read			



BITFIELD	BITS	DESCRIPTION	DECODE
Buck1ISetLookUpb	7	Buck1 Peak Current Set by Lookup Table Disable.	0: Inductor current setting is set according to look-up table. 1: Inductor current setting is set by Buck1ISet.
Buck1ISet	3:0	Buck1 Inductor Peak Current Setting. Valid only if Buck1ISetLookUpDis is high. For the best efficiency, use between 150mA and 200mA. Linear scale, 25mA increments, settings below 75mA can be limited by the minimum $t_{ON}$ .	0000: 0mA. 0001: 25mA. 0010: 50mA. 0011: 75mA. 0100: 100mA. 0101: 125mA. 0110: 150mA. 0111: 175mA. 1000: 200mA. 1001: 225mA. 1010: 250mA. 1011: 275mA. 1100: 300mA. 1101: 325mA. 1110: 350mA. 1111: 375mA.

### Buck1VSet (0x34)

BIT	7	6	5	4	3	2	1	0
Field	—	—	Buck1Vset[5:0]					
Reset	—	—	0b000000					
Access Type	—	—	Write, Read					

BITFIELD	BITS	DESCRIPTION
Buck1Vset	5:0	Buck1 Output Voltage Setting. 0.50V to (63 x Buck1VStep), linear scale, increments of Bk1Step. e.g., for Bk1Step = 10mV: 000000 = 0.50V. 000001 = 0.51V. ... 111111 = 1.13V.

### Buck1Ctr (0x35)

BIT	7	6	5	4	3	2	1	0
Field	Buck1MPC7	Buck1MPC6	Buck1MPC5	Buck1MPC4	Buck1MPC3	Buck1MPC2	Buck1MPC1	Buck1MPC0
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
Buck1MPC7	7	Buck1 MPC7 Enable Control. Only valid when Buck1Seq = 111 and Buck1En = 10. If multiple MPCs are selected, Buck1 is controlled by the logical OR of the MPCs.	0: Buck1 not controlled by MPC7. 1: Buck1 controlled by MPC7.
Buck1MPC6	6	Buck1 MPC6 Enable Control. Only valid when Buck1Seq = 111 and Buck1En = 10. If multiple MPCs are selected, Buck1 is controlled by the logical OR of the MPCs.	0: Buck1 not controlled by MPC6. 1: Buck1 controlled by MPC6.
Buck1MPC5	5	Buck1 MPC5 Enable Control. Only valid when Buck1Seq = 111 and Buck1En = 10. If multiple MPCs are selected, Buck1 is controlled by the logical OR of the MPCs.	0: Buck1 not controlled by MPC5. 1: Buck1 controlled by MPC5.
Buck1MPC4	4	Buck1 MPC4 Enable Control. Only valid when Buck1Seq = 111 and Buck1En = 10. If multiple MPCs are selected, Buck1 is controlled by the logical OR of the MPCs.	0: Buck1 not controlled by MPC4. 1: Buck1 controlled by MPC4.
Buck1MPC3	3	Buck1 MPC3 Enable Control. Only valid when Buck1Seq = 111 and Buck1En = 10. If multiple MPCs are selected, Buck1 is controlled by the logical OR of the MPCs.	0: Buck1 not controlled by MPC3. 1: Buck1 controlled by MPC3.
Buck1MPC2	2	Buck1 MPC2 Enable Control. Only valid when Buck1Seq = 111 and Buck1En = 10. If multiple MPCs are selected, Buck1 is controlled by the logical OR of the MPCs.	0: Buck1 not controlled by MPC2. 1: Buck1 controlled by MPC2.
Buck1MPC1	1	Buck1 MPC1 Enable Control. Only valid when Buck1Seq = 111 and Buck1En = 10. If multiple MPCs are selected, Buck1 is controlled by the logical OR of the MPCs.	0: Buck1 not controlled by MPC1. 1: Buck1 controlled by MPC1.
Buck1MPC0	0	Buck1 MPC0 Enable Control. Only valid when Buck1Seq = 111 and Buck1En = 10. If multiple MPCs are selected, Buck1 is controlled by the logical OR of the MPCs.	0: Buck1 not controlled by MPC0. 1: Buck1 controlled by MPC0.

### Buck1DvsCfg0 (0x36)

BIT	7	6	5	4	3	2	1	0
Field	Buck1DvsCur	–	Buck1DvsIpMax	Buck1DvsCfg[4:0]				
Reset	0b0	–	0b1	0b00000				
Access Type	Write, Read	–	Write, Read	Write, Read				

BITFIELD	BITS	DESCRIPTION	DECODE
Buck1DvsCur	7	Buck1 DVS Valley Current Selection.	0: 500mA valley current during DVS transition. 1: 1000mA valley current during DVS transition.
Buck1DvsIpMax	5	Buck1 DVS Iset Peak Current Control.	0: IP unchanged during DVS. 1: IP max during DVS.
Buck1DvsCfg	4:0		00000: DVS modes disabled. 00001: MPC0/MPC1. 00010: MPC0/MPC2. 00011: MPC0/MPC3. 00100: MPC0/MPC4. 00101: MPC0/MPC5. 00110: MPC0/MPC6. 00111: MPC0/MPC7. 01000: MPC1/MPC2. 01001: MPC1/MPC3. 01010: MPC1/MPC4. 01011: MPC1/MPC5. 01100: MPC1/MPC6. 01101: MPC1/MPC7. 01110: MPC2/MPC3. 01111: MPC2/MPC4. 10000: MPC2/MPC5. 10001: MPC2/MPC6. 10010: MPC2/MPC7. 10011: MPC3/MPC4. 10100: MPC3/MPC5. 10101: MPC3/MPC6. 10110: MPC3/MPC7. 10111: MPC4/MPC5. 11000: MPC4/MPC6. 11001: MPC4/MPC7. 11010: MPC5/MPC6. 11011: MPC5/MPC7. 11100: MPC6/MPC7. 11101: SPI mode. >11101: Reserved.

### Buck1DvsCfg1 (0x37)

BIT	7	6	5	4	3	2	1	0
Field	–	–	Buck1DvsVlt0[5:0]					
Reset	–	–	0b000000					
Access Type	–	–	Write, Read					

BITFIELD	BITS	DESCRIPTION
Buck1DvsVlt0	5:0	Buck1 Alternate Output-Voltage Setting 0 (Controlling MPCs = 00). 0.50V to (63 x Bk1Step), linear scale, increments of Bk1Step. e.g., for Bk1Step = 10mV: 000000 = 0.50V. 000001 = 0.51V. ... 111111 = 1.13V.

**Buck1DvsCfg2 (0x38)**

BIT	7	6	5	4	3	2	1	0
Field	–	–	Buck1DvsVlt1[5:0]					
Reset	–	–	0b000000					
Access Type	–	–	Write, Read					

BITFIELD	BITS	DESCRIPTION
Buck1DvsVlt1	5:0	Buck1 Alternate Output-Voltage Setting 1 (Controlling MPCs = 01). 0.50V to (63 x Bk1Step), linear scale, increments of Bk1Step. e.g., for Bk1Step = 10mV: 000000 = 0.50V. 000001 = 0.51V. ... 111111 = 1.13V.

**Buck1DvsCfg3 (0x39)**

BIT	7	6	5	4	3	2	1	0
Field	–	–	Buck1DvsVlt2[5:0]					
Reset	–	–	0b000000					
Access Type	–	–	Write, Read					

BITFIELD	BITS	DESCRIPTION
Buck1DvsVlt2	5:0	Buck1 Alternate Output Voltage Setting 2 (Controlling MPCs = 10). 0.50V to (63 x Bk1Step), linear scale, increments of Bk1Step. e.g., for Bk1Step = 10mV: 000000 = 0.50V. 000001 = 0.51V. ... 111111 = 1.13V.

**Buck1DvsCfg4 (0x3A)**

BIT	7	6	5	4	3	2	1	0
Field	–	–	Buck1DvsVlt3[5:0]					
Reset	–	–	0b000000					
Access Type	–	–	Write, Read					

BITFIELD	BITS	DESCRIPTION
Buck1DvsVlt3	5:0	Buck1 Alternate Output Voltage Setting 3 (Controlling MPCs = 11). 0.50V to (63 x Bk1Step), linear scale, increments of Bk1Step. e.g., for Bk1Step = 10mV: 000000 = 0.50V. 000001 = 0.51V. ... 111111 = 1.13V.

### Buck1DvsSpi (0x3B)

BIT	7	6	5	4	3	2	1	0
Field	—	—	Buck1SpiVlt[5:0]					
Reset	—	—	0b000000					
Access Type	—	—	Read Only					

BITFIELD	BITS	DESCRIPTION
Buck1SpiVlt	5:0	Buck1 SPI DVS Readback. 0.50V to (63 x Bk1Step), linear scale, increments of Bk1Step. e.g., for Bk1Step = 10mV: 000000 = 0.50V. 000001 = 0.51V. ... 111111 = 1.13V.

### Buck2Ena (0x3C)

BIT	7	6	5	4	3	2	1	0
Field	Buck2Seq[2:0]			—	—	—	Buck2En[1:0]	
Reset	0b000			—	—	—	0b00	
Access Type	Write, Read			—	—	—	Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
Buck2Seq	7:5	Buck2 Enable Configuration.	000: Disabled. 001: Reserved. 010: Enabled at 0% of boot/POR process delay control. 011: Enabled at 25% of boot/POR process delay control. 100: Enabled at 50% of boot/POR process delay control. 101: Reserved. 110: Reserved. 111: Controlled by Buck2En[1:0] after 100% of boot/POR process delay control.

BITFIELD	BITS	DESCRIPTION	DECODE
Buck2En	1:0	Buck2 Enable Configuration. (Effective only when Buck2Seq = 111.)	00: Disabled: BK2OUT not actively discharged unless hard reset/shutdown/off mode. 01: Enabled. 10: Controlled by MPC_ (see the Buck2MPC_ bits). 11: Reserved.

### Buck2Cfg (0x3D)

BIT	7	6	5	4	3	2	1	0
Field	Buck2EnbINTGR	Buck2PGOODena	Buck2Fast	Buck2PsvDsc	Buck2ActDsc	Buck2LowEMI	Buck2FET	Buck2EnLxSns
Reset	0b0	0b1	0b0	0b1	0b0	0b0	0b0	0b0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
Buck2EnbINTGR	7	Buck2 Integrator Feedback Disable.	0: Integrator enabled. 1: Integrator disabled—proportional control only.
Buck2PGOODena	6	Buck2 PGOOD Comparator Control.	0: PGOOD comparator disabled during voltage transition after start-up. 1: PGOOD comparator enabled during voltage transition after start-up.
Buck2Fast	5	Buck2 Pretrigger Mode Setting.	0: Normal, low quiescent current operation. 1: Increased quiescent mode for fast load transient response. Quiescent current increased to 30μA.
Buck2PsvDsc	4	Buck2 Passive Discharge Control.	0: Buck2 passively discharged only in hard reset. 1: Buck2 passively discharged in hard reset or enable low.
Buck2ActDsc	3	Buck2 Active Discharge Control.	0: Buck2 actively discharged only in hard reset. 1: Buck2 actively discharged in hard reset or enable low.
Buck2LowEMI	2	Buck2 Low EMI Mode.	0: Normal operation. 1: Slow rise/fall edges on BK2LX by 3x.
Buck2FET	1	Buck2 FET Scaling Control. Reduce the FET size by a factor of two. Used to optimize the efficiency when Buck1ISet must be < 100mA (e.g., to mitigate noise at low frequencies).	0: FET scaling disabled. 1: FET scaling enabled.
Buck2EnLxSns	0	Buck2 LX Sense Control. Selects the condition to turn on freewheeling FET. Keep it to 0 for Buck2Vset ≤ 1.6V.	0: Enter freewheeling mode after inductor current zero-crossing 1: Enter freewheeling mode on VLX high detection after inductor current zero-crossing

### Buck2Cfg1 (0x3E)

BIT	7	6	5	4	3	2	1	0
Field	Buck2LowBW	Buck2FrcDCM	Buck2MPCFast	Buck2FPWM	Buck2EnbIADPT	—	—	—
Reset	0b0	0b0	0b0	0b0	0b0	—	—	—

<b>Access Type</b>	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	–	–	–
--------------------	-------------	-------------	-------------	-------------	-------------	---	---	---

BITFIELD	BITS	DESCRIPTION	DECODE
Buck2LowBW	7	Buck2 Low Bandwidth Mode. This mode reduces the amount of capacitance required to minimize jitter when transitioning from DCM to CCM. If this bit is enabled, the output capacitance requirement is cut in half.	0: High bandwidth mode. 1: Low bandwidth mode.
Buck2FrcDCM	6	Buck2 Forced Discontinuous Conduction Mode (DCM). Improves light load efficiency at the expense of load regulation error at higher loads. This should only be used if the expected maximum load is less than 50mA.	0: Normal operation. 1: Forced DCM operation.
Buck2MPCFast	5	Buck2 Fast Mode by MPC3 Control.	0: Buck2 fast mode control by MPC3 disabled. 1: Buck2 fast mode control by MPC3 enabled.
Buck2FPWM	4	Buck2 Forced PWM Mode Control.	0: Normal operation. 1: Forced PWM mode enabled.
Buck2EnblADPT	3	Buck2 Adaptive Peak Current Mode Control.	0: Adaptive peak current mode enabled. 1: Peak current fixed at value set in Buck2ISet.

### Buck2Iset (0x3F)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	Buck2ISetLookUpb	–	–	–	Buck2ISet[3:0]			
<b>Reset</b>	0b0	–	–	–	0x0			
<b>Access Type</b>	Write, Read	–	–	–	Write, Read			

BITFIELD	BITS	DESCRIPTION	DECODE
Buck2ISetLookUpb	7	Buck2 Peak Current Set by Look-Up Table Disabled.	0: Inductor current setting is set according to look-up table. 1: Inductor current setting is set by Buck2ISet.
Buck2ISet	3:0	Buck2 Inductor Peak Current Setting. Valid only if Buck2ISetLookUpDis is high. For the best efficiency, use between 150mA and 200mA. Linear scale, 25mA increments, settings below 75mA can be limited by the minimum $t_{ON}$ .	0000: 0mA. 0001: 25mA. 0010: 50mA. 0011: 75mA. 0100: 100mA. 0101: 125mA. 0110: 150mA. 0111: 175mA. 1000: 200mA. 1001: 225mA. 1010: 250mA. 1011: 275mA. 1100: 300mA. 1101: 325mA. 1110: 350mA. 1111: 375mA.

### Buck2VSet (0x40)

BIT	7	6	5	4	3	2	1	0
Field	–	–	Buck2Vset[5:0]					
Reset	–	–	0b000000					
Access Type	–	–	Write, Read					

BITFIELD	BITS	DESCRIPTION
Buck2Vset	5:0	Buck2 Output-Voltage Setting. 0.50V to (63 x Buck2VStep), linear scale, increments of Bk2Step. e.g., for Bk2Step = 25mV: 000000 = 0.50V. 000001 = 0.525V. ... 111111 = 2.075V.

### Buck2Ctr (0x41)

BIT	7	6	5	4	3	2	1	0
Field	Buck2MPC7	Buck2MPC6	Buck2MPC5	Buck2MPC4	Buck2MPC3	Buck2MPC2	Buck2MPC1	Buck2MPC0
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
Buck2MPC7	7	Buck2 MPC7 Enable Control. Only valid when Buck2Seq = 111 and Buck2En = 10. If multiple MPCs are selected, Buck2 is controlled by the logical OR of the MPCs.	0: Buck2 not controlled by MPC7. 1: Buck2 controlled by MPC7.
Buck2MPC6	6	Buck2 MPC6 Enable Control. Only valid when Buck2Seq = 111 and Buck2En = 10. If multiple MPCs are selected, Buck2 is controlled by the logical OR of the MPCs.	0: Buck2 not controlled by MPC6. 1: Buck2 controlled by MPC6.
Buck2MPC5	5	Buck2 MPC5 Enable Control. Only valid when Buck2Seq = 111 and Buck2En = 10. If multiple MPCs are selected, Buck2 is controlled by the logical OR of the MPCs.	0: Buck2 not controlled by MPC5. 1: Buck2 controlled by MPC5.
Buck2MPC4	4	Buck2 MPC4 Enable Control. Only valid when Buck2Seq = 111 and Buck2En = 10. If multiple MPCs are selected, Buck2 is controlled by the logical OR of the MPCs.	0: Buck2 not controlled by MPC4. 1: Buck2 controlled by MPC4.



BITFIELD	BITS	DESCRIPTION	DECODE
Buck2MPC3	3	Buck2 MPC3 Enable Control. Only valid when Buck2Seq = 111 and Buck2En = 10. If multiple MPCs are selected, Buck2 is controlled by the logical OR of the MPCs	0: Buck2 not controlled by MPC3. 1: Buck2 controlled by MPC3.
Buck2MPC2	2	Buck2 MPC2 Enable Control. Only valid when Buck2Seq = 111 and Buck2En = 10. If multiple MPCs are selected, Buck2 is controlled by the logical OR of the MPCs.	0: Buck2 not controlled by MPC2. 1: Buck2 controlled by MPC2.
Buck2MPC1	1	Buck2 MPC1 Enable Control. Only valid when Buck2Seq = 111 and Buck2En = 10. If multiple MPCs are selected, Buck2 is controlled by the logical OR of the MPCs.	0: Buck2 not controlled by MPC1. 1: Buck2 controlled by MPC1.
Buck2MPC0	0	Buck2 MPC0 Enable Control. Only valid when Buck2Seq = 111 and Buck2En = 10. If multiple MPCs are selected, Buck2 is controlled by the logical OR of the MPCs.	0: Buck2 not controlled by MPC0. 1: Buck2 controlled by MPC0.

**Buck2DvsCfg0 (0x42)**

BIT	7	6	5	4	3	2	1	0
Field	Buck2DvsCur	—	Buck2DvsIpMax	Buck2DvsCfg[4:0]				
Reset	0b0	—	0b1	0b00000				
Access Type	Write, Read	—	Write, Read	Write, Read				

BITFIELD	BITS	DESCRIPTION	DECODE
Buck2DvsCur	7	Buck2 DVS Valley Current Selection.	0: 500mA valley current during DVS transition. 1: 1000mA valley current during DVS transition.
Buck2DvsIpMax	5	Buck2 DVS Iset Peak Current Control.	0: IP unchanged during DVS. 1: IP max during DVS.
Buck2DvsCfg	4:0		00000: DVS modes disabled. 00001: MPC0/MPC1. 00010: MPC0/MPC2. 00011: MPC0/MPC3. 00100: MPC0/MPC4. 00101: MPC0/MPC5. 00110: MPC0/MPC6. 00111: MPC0/MPC7. 01000: MPC1/MPC2. 01001: MPC1/MPC3. 01010: MPC1/MPC4. 01011: MPC1/MPC5. 01100: MPC1/MPC6. 01101: MPC1/MPC7. 01110: MPC2/MPC3. 01111: MPC2/MPC4. 10000: MPC2/MPC5. 10001: MPC2/MPC6. 10010: MPC2/MPC7. 10011: MPC3/MPC4. 10100: MPC3/MPC5.

BITFIELD	BITS	DESCRIPTION	DECODE
			10101: MPC3/MPC6. 10110: MPC3/MPC7. 10111: MPC4/MPC5. 11000: MPC4/MPC6. 11001: MPC4/MPC7. 11010: MPC5/MPC6. 11011: MPC5/MPC7. 11100: MPC6/MPC7. 11101: SPI mode. > 11101: Reserved.

### Buck2DvsCfg1 (0x43)

BIT	7	6	5	4	3	2	1	0
Field	–	–	Buck2DvsVlt0[5:0]					
Reset	–	–	0b000000					
Access Type	–	–	Write, Read					

BITFIELD	BITS	DESCRIPTION
Buck2DvsVlt0	5:0	Buck2 Alternate Output-Voltage Setting 0 (Controlling MPCs = 00) 0.50V to (63 x Bk2Step), linear scale, increments of Bk2Step. e.g., for Bk2Step = 25mV: 000000 = 0.50V.. 000001 = 0.525V ... 111111 = 2.075V.

### Buck2DvsCfg2 (0x44)

BIT	7	6	5	4	3	2	1	0
Field	–	–	Buck2DvsVlt1[5:0]					
Reset	–	–	0b000000					
Access Type	–	–	Write, Read					

BITFIELD	BITS	DESCRIPTION
Buck2DvsVlt1	5:0	Buck2 Alternate Output-Voltage Setting 1 (Controlling MPCs = 01) 0.50V to (63 x Bk2Step), linear scale, increments of Bk2Step. e.g., for Bk2Step = 25mV: 000000 = 0.50V. 000001 = 0.525V. ... 111111 = 2.075V.

**Buck2DvsCfg3 (0x45)**

BIT	7	6	5	4	3	2	1	0
Field	–	–	Buck2DvsVlt2[5:0]					
Reset	–	–	0b000000					
Access Type	–	–	Write, Read					

BITFIELD	BITS	DESCRIPTION
Buck2DvsVlt2	5:0	Buck2 Alternate Output Voltage Setting 2 (Controlling MPCs = 10) 0.50V to (63 x Bk2Step), linear scale, increments of Bk2Step. e.g., for Bk2Step = 25mV: 000000 = 0.50V. 000001 = 0.525V. ... 111111 = 2.075V.

**Buck2DvsCfg4 (0x46)**

BIT	7	6	5	4	3	2	1	0
Field	–	–	Buck2DvsVlt3[5:0]					
Reset	–	–	0b000000					
Access Type	–	–	Write, Read					

BITFIELD	BITS	DESCRIPTION
Buck2DvsVlt3	5:0	Buck2 Alternate Output Voltage Setting 3 (Controlling MPCs = 11) 0.50V to (63 x Bk2Step), linear scale, increments of Bk2Step. e.g., for Bk2Step = 25mV: 000000 = 0.50V. 000001 = 0.525V. ... 111111 = 2.075V.

**Buck2DvsSpi (0x47)**

BIT	7	6	5	4	3	2	1	0
Field	–	–	Buck2SpiVlt[5:0]					
Reset	–	–	0b000000					
Access Type	–	–	Read Only					

BITFIELD	BITS	DESCRIPTION
Buck2SpiVlt	5:0	Buck2 SPI DVS Readback. 0.50V to (63 x Bk2Step), linear scale, increments of Bk2Step. e.g., for Bk2Step = 25mV: 000000 = 0.50V. 000001 = 0.525V. ... 111111 = 2.075V.

**Buck3Ena (0x48)**

BIT	7	6	5	4	3	2	1	0
Field	Buck3Seq[2:0]			—	—	—	Buck3En[1:0]	
Reset	0b000			—	—	—	0b00	
Access Type	Write, Read			—	—	—	Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
Buck3Seq	7:5	Buck3 Enable Configuration.	000: Disabled. 001: Reserved. 010: Enabled at 0% of boot/POR process delay control. 011: Enabled at 25% of boot/POR process delay control. 100: Enabled at 50% of boot/POR process delay control. 101: Reserved. 110: Reserved. 111: Controlled by Buck3En[1:0] after 100% of boot/POR process delay control.
Buck3En	1:0	Buck3 Enable Configuration. (Effective only when Buck3Seq = 111.)	00: Disabled: BK1OUT not actively discharged unless hard-reset/shutdown/off mode. 01: Enabled. 10: Controlled by MPC_ (see the Buck3MPC_ bits). 11: Reserved.

**Buck3Cfg (0x49)**

BIT	7	6	5	4	3	2	1	0
Field	Buck3EnbINTGR	Buck3PGOODena	Buck3Fast	Buck3PsvDsc	Buck3ActDsc	Buck3LowEMI	Buck3FET	Buck3EnLxSns
Reset	0b0	0b1	0b0	0b1	0b0	0b0	0b0	0b0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
Buck3EnbINTGR	7	Buck3 Integrator Feedback Disable.	0: Integrator enabled. 1: Integrator disabled—proportional control only.

BITFIELD	BITS	DESCRIPTION	DECODE
Buck3PGOODena	6	Buck3 PGOOD Comparator Control.	0: PGOOD comparator disabled during voltage transition after startup. 1: PGOOD comparator enabled during voltage transition after startup.
Buck3Fast	5	Buck3 Pretrigger Mode Setting.	0: Normal, low quiescent current operation. 1: Increased quiescent mode for fast load transient response. Quiescent current increased to 30μA.
Buck3PsvDsc	4	Buck3 Passive Discharge Control.	0: Buck3 passively discharged only in hard reset. 1: Buck3 passively discharged in hard reset or enable low.
Buck3ActDsc	3	Buck3 Active Discharge Control.	0: Buck3 actively discharged only in hard reset. 1: Buck3 actively discharged in hard reset or enable low.
Buck3LowEMI	2	Buck3 Low EMI Mode.	0: Normal operation. 1: Slow rise/fall edges on BK3LX by 3x.
Buck3FET	1	Buck3 Force FET Scaling. Reduce the FET size by a factor of two. Used to optimize the efficiency when Buck1ISet must be < 100mA (e.g., to mitigate noise at low frequencies).	0: FET scaling disabled. 1: FET scaling enabled.
Buck3EnLxSns	0	Buck3 LX Sense Control. Selects the condition to turn on freewheeling FET. Keep it to 0 for Buck3Vset ≤ 1.6V.	0: Enter freewheeling mode after inductor current zero-crossing. 1: Enter freewheeling mode on V <sub>LX</sub> high detection after inductor current zero-crossing.

### Buck3Cfg1 (0x4A)

BIT	7	6	5	4	3	2	1	0
Field	Buck3LowBW	Buck3FrcDCM	Buck3MPCFast	Buck3FPWM	Buck3EnblADPT	–	–	–
Reset	0b0	0b0	0b0	0b0	0b0	–	–	–
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
Buck3LowBW	7	Buck3 Low Bandwidth Mode. This mode reduces the amount of capacitance required to minimize jitter when transitioning from DCM to CCM. If this bit is enabled, the output capacitance requirement is cut in half.	0: High bandwidth mode. 1: Low bandwidth mode.
Buck3FrcDCM	6	Buck3 Forced Discontinuous Conduction Mode (DCM). Improves light load efficiency at the expense of load regulation error at higher loads. This should only be used if the expected maximum load is less than 50mA.	0: Normal operation. 1: Forced DCM operation.
Buck3MPCFast	5	Buck3 Fast Mode by MPC4 Control.	0: Buck3 fast mode control by MPC4 disabled. 1: Buck3 fast mode control by MPC4 enabled.
Buck3FPWM	4	Buck3 Forced PWM Mode Control.	0: Normal operation. 1: Forced PWM mode enabled.
Buck3EnblADPT	3	Buck3 Adaptive Peak Current Mode Control.	0: Adaptive peak current mode enabled. 1: Peak current fixed at value set in Buck3ISet.

### Buck3Iset (0x4B)

BIT	7	6	5	4	3	2	1	0
Field	Buck3IsetLookUpb	–	–	–	Buck3Iset[3:0]			
Reset	0b0	–	–	–	0x0			
Access Type	Write, Read	–	–	–	Write, Read			

BITFIELD	BITS	DESCRIPTION	DECODE
Buck3IsetLookUpb	7	Buck3 Peak Current Set by Look-Up Table Disabled.	0: Inductor current setting is set according to look-up table. 1: Inductor current setting is set by Buck3Iset.
Buck3Iset	3:0	Buck3 Inductor Peak Current Setting. Valid only if Buck3IsetLookUpDis is high. For the best efficiency, use between 150mA and 200mA. Linear scale, 25mA increments, settings below 75mA can be limited by the minimum $t_{ON}$ .	0000: 0mA. 0001: 25mA. 0010: 50mA. 0011: 75mA. 0100: 100mA. 0101: 125mA. 0110: 150mA. 0111: 175mA. 1000: 200mA. 1001: 225mA. 1010: 250mA. 1011: 275mA. 1100: 300mA. 1101: 325mA. 1110: 350mA. 1111: 375mA.

### Buck3Vset (0x4C)

BIT	7	6	5	4	3	2	1	0
Field	–	–	Buck3Vset[5:0]					
Reset	–	–	0b000000					
Access Type	–	–	Write, Read					

BITFIELD	BITS	DESCRIPTION
Buck3Vset	5:0	Buck3 Output Voltage Setting. 0.50V to (63 x Buck3VStep), linear scale, increments of Bk3Step. e.g., for Bk3Step = 50mV: 000000 = 0.50V. 000001 = 0.55V. ... 111111 = 3.65V.

**Buck3Ctr (0x4D)**

BIT	7	6	5	4	3	2	1	0
Field	Buck3MPC7	Buck3MPC6	Buck3MPC5	Buck3MPC4	Buck3MPC3	Buck3MPC2	Buck3MPC1	Buck3MPC0
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
Buck3MPC7	7	Buck3 MPC7 Enable Control. Only valid when Buck3Seq = 111 and Buck3En = 10. If multiple MPCs are selected, Buck3 is controlled by the logical OR of the MPCs.	0: Buck3 not controlled by MPC7. 1: Buck3 controlled by MPC7.
Buck3MPC6	6	Buck3 MPC6 Enable Control. Only valid when Buck3Seq = 111 and Buck3En = 10. If multiple MPCs are selected, Buck3 is controlled by the logical OR of the MPCs.	0: Buck3 not controlled by MPC6. 1: Buck3 controlled by MPC6.
Buck3MPC5	5	Buck3 MPC5 Enable Control. Only valid when Buck3Seq = 111 and Buck3En = 10. If multiple MPCs are selected, Buck3 is controlled by the logical OR of the MPCs.	0: Buck3 not controlled by MPC5. 1: Buck3 controlled by MPC5.
Buck3MPC4	4	Buck3 MPC4 Enable Control. Only valid when Buck3Seq = 111 and Buck3En = 10. If multiple MPCs are selected, Buck3 is controlled by the logical OR of the MPCs.	0: Buck3 not controlled by MPC4. 1: Buck3 controlled by MPC4.
Buck3MPC3	3	Buck3 MPC3 Enable Control. Only valid when Buck3Seq = 111 and Buck3En = 10. If multiple MPCs are selected, Buck3 is controlled by the logical OR of the MPCs.	0: Buck3 not controlled by MPC3. 1: Buck3 controlled by MPC3.
Buck3MPC2	2	Buck3 MPC2 Enable Control. Only valid when Buck3Seq = 111 and Buck3En = 10. If multiple MPCs are selected, Buck3 is controlled by the logical OR of the MPCs.	0: Buck3 not controlled by MPC2. 1: Buck3 controlled by MPC2.
Buck3MPC1	1	Buck3 MPC1 Enable Control. Only valid when Buck3Seq = 111 and Buck3En = 10. If multiple MPCs are selected, Buck3 is controlled by the logical OR of the MPCs.	0: Buck3 not controlled by MPC1. 1: Buck3 controlled by MPC1.
Buck3MPC0	0	Buck3 MPC0 Enable Control. Only valid when Buck3Seq = 111 and Buck3En = 10. If multiple MPCs are selected, Buck3 is controlled by the logical OR of the MPCs.	0: Buck3 not controlled by MPC0. 1: Buck3 controlled by MPC0.

### Buck3DvsCfg0 (0x4E)

BIT	7	6	5	4	3	2	1	0
Field	Buck3DvsCur	–	Buck3DvsIpMax	Buck3DvsCfg[4:0]				
Reset	0b0	–	0b1	0b00000				
Access Type	Write, Read	–	Write, Read	Write, Read				

BITFIELD	BITS	DESCRIPTION	DECODE
Buck3DvsCur	7	Buck3 DVS Valley Current Selection.	0: 500mA valley current during DVS transition. 1: 1000mA valley current during DVS transition.
Buck3DvsIpMax	5	Buck3 DVS Iset Peak Current Control.	0: IP unchanged during DVS. 1: IP max during DVS.
Buck3DvsCfg	4:0		00000: DVS modes disabled. 00001: MPC0/MPC1. 00010: MPC0/MPC2. 00011: MPC0/MPC3. 00100: MPC0/MPC4. 00101: MPC0/MPC5. 00110: MPC0/MPC6. 00111: MPC0/MPC7. 01000: MPC1/MPC2. 01001: MPC1/MPC3. 01010: MPC1/MPC4. 01011: MPC1/MPC5. 01100: MPC1/MPC6. 01101: MPC1/MPC7. 01110: MPC2/MPC3. 01111: MPC2/MPC4. 10000: MPC2/MPC5. 10001: MPC2/MPC6. 10010: MPC2/MPC7. 10011: MPC3/MPC4. 10100: MPC3/MPC5. 10101: MPC3/MPC6. 10110: MPC3/MPC7. 10111: MPC4/MPC5. 11000: MPC4/MPC6. 11001: MPC4/MPC7. 11010: MPC5/MPC6. 11011: MPC5/MPC7. 11100: MPC6/MPC7. 11101: SPI mode. >11101: Reserved.

### Buck3DvsCfg1 (0x4F)

BIT	7	6	5	4	3	2	1	0
Field	–	–	Buck3DvsVlt0[5:0]					
Reset	–	–	0b000000					
Access Type	–	–	Write, Read					



BITFIELD	BITS	DESCRIPTION
Buck3DvsVlt0	5:0	Buck3 Alternate Output-Voltage Setting 0 (Controlling MPCs = 00). 0.50V to (63 x Bk3Step), linear scale, increments of Bk3Step. e.g., for Bk3Step = 50mV: 000000 = 0.50V. 000001 = 0.55V. ... 111111 = 3.65V.

### Buck3DvsCfg2 (0x50)

BIT	7	6	5	4	3	2	1	0
Field	—	—	Buck3DvsVlt1[5:0]					
Reset	—	—	0b000000					
Access Type	—	—	Write, Read					

BITFIELD	BITS	DESCRIPTION
Buck3DvsVlt1	5:0	Buck3 Alternate Output Voltage Setting 1 (Controlling MPCs = 01). 0.50V to (63 x Bk3Step), linear scale, increments of Bk3Step. e.g., for Bk3Step = 50mV: 000000 = 0.50V. 000001 = 0.55V. ... 111111 = 3.65V.

### Buck3DvsCfg3 (0x51)

BIT	7	6	5	4	3	2	1	0
Field	—	—	Buck3DvsVlt2[5:0]					
Reset	—	—	0b000000					
Access Type	—	—	Write, Read					

BITFIELD	BITS	DESCRIPTION
Buck3DvsVlt2	5:0	Buck3 Alternate Output Voltage Setting 2 (Controlling MPCs = 10). 0.50V to (63 x Bk3Step), linear scale, increments of Bk3Step. e.g., for Bk3Step = 50mV: 000000 = 0.50V. 000001 = 0.55V. ... 111111 = 3.65V.

### Buck3DvsCfg4 (0x52)

BIT	7	6	5	4	3	2	1	0
Field	–	–	Buck3DvsVlt3[5:0]					
Reset	–	–	0b000000					
Access Type	–	–	Write, Read					

BITFIELD	BITS	DESCRIPTION
Buck3DvsVlt3	5:0	Buck3 Alternate Output Voltage Setting 3 (Controlling MPCs = 11). 0.50V to (63 x Bk3Step), linear scale, increments of Bk3Step. e.g., for Bk3Step = 50mV: 000000 = 0.50V. 000001 = 0.55V. ... 111111 = 3.65V.

### Buck3DvsSpi (0x53)

BIT	7	6	5	4	3	2	1	0
Field	–	–	Buck3SpiVlt[5:0]					
Reset	–	–	0b000000					
Access Type	–	–	Read Only					

BITFIELD	BITS	DESCRIPTION
Buck3SpiVlt	5:0	Buck3 SPI DVS Readback. 0.50V to (63 x Bk3Step), linear scale, increments of Bk3Step. e.g., for Bk3Step = 50mV: 000000 = 0.50V. 000001 = 0.55V. ... 111111 = 3.65V.

### BBstEna (0x54)

BIT	7	6	5	4	3	2	1	0
Field	BBstSeq[2:0]			–	–	–	BBstEn[1:0]	
Reset	0b000			–	–	–	0b00	
Access Type	Write, Read			–	–	–	Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
BBstSeq	7:5	Buck-Boost Enable Configuration.	000: Disabled. 001: Reserved. 010: Enabled at 0% of boot/POR process delay control. 011: Enabled at 25% of boot/POR process delay control. 100: Enabled at 50% of boot/POR process delay control. 101: Reserved. 110: Reserved. 111: Controlled by BBstEn[1:0] after 100% of boot/POR process delay control.
BBstEn	1:0	Buck-Boost Enable Configuration. (Effective only when BBstSeq = 111.)	00: Disabled: BBOUT not actively discharged unless hard-reset/shutdown/off mode. 01: Enabled. 10: Controlled by MPC_ (see the BBstMPC_ bits). 11: Reserved.

### BBstCfg (0x55)

BIT	7	6	5	4	3	2	1	0
Field	BBstIPSetLookUpb	–	–	BBstLowEMI	BBstActDsc	BBstRampEna	BBstMode	BBstPsvDisc
Reset	0b0	–	–	0b0	0b0	0b1	0b0	0b1
Access Type	Write, Read	–	–	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
BBstIPSetLookUpb	7	Buck-Boost Peak Current Set by Look-Up Table Disable.	0: Inductor current setting is set according to look-up table. 1: Inductor current setting is set by BBstIPSet2 and BBstIPSet1.
BBstLowEMI	4	Buck-Boost Low EMI Mode.	0: Normal operation. 1: Slow rise/fall edges on HVLX/LVLX by 3x.
BBstActDsc	3	Buck-Boost Active Discharge Control.	0: Buck-boost actively discharged only in hard reset. 1: Buck-boost actively discharged in hard reset or enable low.
BBstRampEna	2	Buck-Boost Ramp Enable.	0: Voltage setting transition is performed without intermediate steps. 1: Voltage setting transition to a higher value is performed with incremental steps every 20μs.
BBstMode	1	Buck-Boost Operating Mode.	0: Buck-boost. 1: Buck only.
BBstPsvDisc	0	Buck-Boost Passive Discharge Control.	0: Buck-boost passively discharged only in hard reset. 1: Buck-boost passively discharged in hard reset or enable low.

### BBstVSet (0x56)

BIT	7	6	5	4	3	2	1	0
Field	–	–	BBstVSet[5:0]					
Reset	–	–	0b000000					

Access Type	—	—	Write, Read
-------------	---	---	-------------

BITFIELD	BITS	DESCRIPTION
BBstVSet	5:0	Buck-Boost Output Voltage Setting. 2.5V to 5.5V, linear scale, 50mV increments, codes below 000010 can interfere with $V_{\text{BBOUT\_UVLO}}$ and are not guaranteed. 000000 = 2.5V. 000001 = 2.55V. ... 111100 = 5.5V. > 111100 = Do not use.

**BBstIPSet (0x57)**

BIT	7	6	5	4	3	2	1	0
Field	BBstIPSet2[3:0]				BBstIPSet1[3:0]			
Reset	0x0				0x0			
Access Type	Write, Read				Write, Read			

BITFIELD	BITS	DESCRIPTION	DECODE
BBstIPSet2	7:4	Buck-Boost Nominal Maximum Peak Current Setting. Valid only if BBstIPSetLookUpDis is high. See the Buck-Boost Regulator section for a description of the peak current settings. 0mA to 375mA, linear scale, 25mA increments, settings below 75mA can be limited by the minimum $t_{\text{ON}}$ . Recommended settings: $V_{\text{BBOUT}} \leq 2.65\text{V}$ : 250mA. $2.7\text{V} < V_{\text{BBOUT}} \leq 3.05\text{V}$ : 225mA. $3.1\text{V} < V_{\text{BBOUT}} \leq 3.6\text{V}$ : 200mA. $3.65\text{V} < V_{\text{BBOUT}} \leq 4.35\text{V}$ : 175mA. $V_{\text{BBOUT}} > 4.4\text{V}$ : 150mA.	0000: BBstIPSet1 + 0mA. 0001: BBstIPSet1 + 25mA. 0010: BBstIPSet1 + 50mA. 0011: BBstIPSet1 + 75mA. 0100: BBstIPSet1 + 100mA. 0101: BBstIPSet1 + 125mA. 0110: BBstIPSet1 + 150mA. 0111: BBstIPSet1 + 175mA. 1000: BBstIPSet1 + 200mA. 1001: BBstIPSet1 + 225mA. 1010: BBstIPSet1 + 250mA. 1011: BBstIPSet1 + 275mA. 1100: BBstIPSet1 + 300mA. 1101: BBstIPSet1 + 325mA. 1110: BBstIPSet1 + 350mA. 1111: BBstIPSet1 + 375mA.
BBstIPSet1	3:0	Buck-Boost Nominal Peak Current Setting. Valid only if BBstIPSetLookUpDis is high. Nominal peak current when charging inductor between $V_{\text{IN}}$ and GND. See the Buck-Boost Regulator section for a description of the peak current settings. 0mA to 375mA, linear scale, 25mA increments, settings below 75mA may be limited by the minimum $t_{\text{ON}}$ . Recommended settings: $V_{\text{BBOUT}} \leq 2.65\text{V}$ : 50mA. $2.7\text{V} < V_{\text{BBOUT}} \leq 3.05\text{V}$ : 75mA. $3.1\text{V} < V_{\text{BBOUT}} \leq 3.4\text{V}$ : 100mA. $3.45\text{V} < V_{\text{BBOUT}} \leq 3.8\text{V}$ : 125mA.	0000: 0mA. 0001: 25mA. 0010: 50mA. 0011: 75mA. 0100: 100mA. 0101: 125mA. 0110: 150mA. 0111: 175mA. 1000: 200mA. 1001: 225mA. 1010: 250mA. 1011: 275mA. 1100: 300mA. 1101: 325mA. 1110: 350mA. 1111: 375mA.

BITFIELD	BITS	DESCRIPTION	DECODE
		$3.85V < V_{BBOUT} \leq 4.15V$ : 150mA. $4.2V < V_{BBOUT} \leq 4.55V$ : 175mA. $4.6V < V_{BBOUT} \leq 4.9V$ : 200mA. $4.95V < V_{BBOUT} \leq 5.3V$ : 225mA. $V_{BBOUT} > 5.35V$ : 250mA.	

### BBStCfq1 (0x58)

BIT	7	6	5	4	3	2	1	0
Field	–	BBstlpPadPEnb	BBstFast	BBZCCmpEnB	BBstFFET	BBstMPC1FCT	BBFHighSh[1:0]	
Reset	–	0b0	0b0	0b1	0b0	0b0	0b00	
Access Type	–	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
BBstlpPadPEnb	6	Adaptive Peak/Valley Current Adjustment Enable.	0: Enabled. 1: Disabled, peak current fixed and is set by BBstIPSet1, 2. Valley current is fixed to 0mA.
BBstFast	5	Buck-Boost Pretrigger Mode Setting.	0: Normal, low quiescent current operation. 1: Increased quiescent mode for fast load transient response. Quiescent current increased to 30μA.
BBZCCmpEnB	4	Buck-Boost Zero-Crossing Comparator Disable.	0: Enable. 1: Disable.
BBstFFET	3	Buck-Boost Force FET Scaling. Reduce the FET size by factor 2 to optimize the efficiency at light loads.	0: FET scaling disabled. 1: FET scaling enabled.
BBstMPC1FCT	2	Buck-Boost Fast Mode Enable by MPC1. Improves interoperability with the MAX86170/MAX86171. Tie MPC1 to INT2 on the MAX86170/MAX86171 if this mode is used.	0: Fast status controlled by BBstFast register. 1: Fast mode controlled by MPC1. MPC1 = 0: Fast disabled MPC1 = 1: Fast enabled, IQ increased by 30μA.
BBFHighSh	1:0	Buck-Boost $f_{HIGH}$ Thresholds. Selects the switching frequency threshold $f_{HIGH}$ . If $f_{SW} > f_{HIGH}$ all the blocks are kept on ( $I_Q$ is higher). A small glitch on $V_{BBOUT}$ can be present at the $f_{HIGH}$ crossover.	00: 25kHz/6.125kHz. 01: 35kHz/8.25kHz. 10: 50kHz/12.5kHz. 11: 100kHz/25kHz.

### BBstCtr0 (0x59)

BIT	7	6	5	4	3	2	1	0
Field	BBstMPC7	BBstMPC6	BBstMPC5	BBstMPC4	BBstMPC3	BBstMPC2	BBstMPC1	BBstMPC0
Reset	0b0	0b0	0b0	0b0	0b1	0b0	0b0	0b0

Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read
-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------

BITFIELD	BITS	DESCRIPTION	DECODE
BBstMPC7	7	Buck-Boost MPC7 Enable Control. Only valid when BBstSeq = 111 and BBstEn = 10. If multiple MPCs are selected, the buck-boost is controlled by the logical OR of the MPCs.	0: Buck-boost not controlled by MPC7. 1: Buck-boost controlled by MPC7.
BBstMPC6	6	Buck-Boost MPC6 Enable Control. Only valid when BBstSeq = 111 and BBstEn = 10. If multiple MPCs are selected, the buck-boost is controlled by the logical OR of the MPCs.	0: Buck-boost not controlled by MPC6. 1: Buck-boost controlled by MPC6.
BBstMPC5	5	Buck-Boost MPC5 Enable Control. Only valid when BBstSeq = 111 and BBstEn = 10. If multiple MPCs are selected, the buck-boost is controlled by the logical OR of the MPCs.	0: Buck-boost not controlled by MPC5. 1: Buck-boost controlled by MPC5.
BBstMPC4	4	Buck-Boost MPC4 Enable Control. Only valid when BBstSeq = 111 and BBstEn = 10. If multiple MPCs are selected, the buck-boost is controlled by the logical OR of the MPCs.	0: Buck-boost not controlled by MPC4. 1: Buck-boost controlled by MPC4.
BBstMPC3	3	Buck-Boost MPC3 Enable Control. Only valid when BBstSeq = 111 and BBstEn = 10. If multiple MPCs are selected, the buck-boost is controlled by the logical OR of the MPCs.	0: Buck-boost not controlled by MPC3. 1: Buck-boost controlled by MPC3.
BBstMPC2	2	Buck-Boost MPC2 Enable Control. Only valid when BBstSeq = 111 and BBstEn = 10. If multiple MPCs are selected, the buck-boost is controlled by the logical OR of the MPCs.	0: Buck-boost not controlled by MPC2. 1: Buck-boost controlled by MPC2.
BBstMPC1	1	Buck-Boost MPC1 Enable Control. Only valid when BBstSeq = 111 and BBstEn = 10. If multiple MPCs are selected, the buck-boost is controlled by the logical OR of the MPCs.	0: Buck-boost not controlled by MPC1. 1: Buck-boost controlled by MPC1.
BBstMPC0	0	Buck-Boost MPC0 Enable Control. Only valid when BBstSeq = 111 and BBstEn = 10. If multiple MPCs are selected, the buck-boost is controlled by the logical OR of the MPCs.	0: Buck-boost not controlled by MPC0. 1: Buck-boost controlled by MPC0.

### LDO1Ena (0x5A)

BIT	7	6	5	4	3	2	1	0
Field	LDO1Seq[2:0]			—	—	—	LDO1En[1:0]	
Reset	0b000			—	—	—	0b00	
Access Type	Write, Read			—	—	—	Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
LDO1Seq	7:5	LDO1 Enable Configuration.	000: Disabled. 001: Enabled always when BAT/SYS is present. 010: Enabled at 0% of boot/POR process delay control. 011: Enabled at 25% of boot/POR process delay control. 100: 100 = Enabled at 50% of boot/POR process delay control. 101: Reserved. 110: Reserved. 111: Controlled by LDO1En[1:0] after 100% of boot/POR process delay control.
LDO1En	1:0	LDO1 Enable Configuration. (Effective only when LDO1Seq = 111.)	00: Disabled. 01: Enabled. 10: Controlled by MPC_ (see the LDO1Ctr register 0x5D). 11: Reserved.

**LDO1Cfg (0x5B)**

BIT	7	6	5	4	3	2	1	0
Field	—	—	—	—	LDO1IntSup	LDO1ActDsc	LDO1Mode	LDO1PsvDsc
Reset	—	—	—	—	0b0	0b0	0b0	0b1
Access Type	—	—	—	—	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
LDO1IntSup	3	Always On LDO1 Internal Switchover Supply Control.	0: L1IN must be provided externally. 1: L1IN is internally connected to V <sub>CCINT</sub> with a typ 15kΩ resistor. Bypass L1IN with 1μF.
LDO1ActDsc	2	LDO1 Active Discharge Control.	0: LDO1 output is actively discharged only in hard reset mode. 1: LDO1 output is actively discharged in hard reset mode and also when its enable goes low.
LDO1Mode	1	LDO1 Mode Control. When FET is on, the output is unregulated. This setting is internally latched and can change only when the LDO is disabled.	0: Normal LDO operating mode. 1: Load switch mode. FET is either fully on or off depending on state of LDO1En.
LDO1PsvDsc	0	LDO1 Passive Discharge Control.	0: LDO1 output is discharged only entering off and hard reset modes. 1: LDO1 output is discharged only entering off and hard-reset modes and when the enable is low.

**LDO1VSet (0x5C)**

BIT	7	6	5	4	3	2	1	0
Field	—	—	—	LDO1VSet[4:0]				
Reset	—	—	—	0b00000				
Access Type	—	—	—	Write, Read				

BITFIELD	BITS	DESCRIPTION
LDO1VSet	4:0	<p>LDO1 Output Voltage Setting.</p> <p>Limited by input supply.</p> <p>0.9V to 4.0V, linear scale, 100mV increments.</p> <p>00000 = 0.9V.</p> <p>00001 = 1.0V.</p> <p>...</p> <p>11110 = 3.9V.</p> <p>11111 = 4.0V.</p>

### LDO1Ctr (0x5D)

BIT	7	6	5	4	3	2	1	0
Field	LDO1MPC7	LDO1MPC6	LDO1MPC5	LDO1MPC4	LDO1MPC3	LDO1MPC2	LDO1MPC1	LDO1MPC0
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
LDO1MPC7	7	<p>LDO1 MPC7 Enable Control.</p> <p>Only valid when LDO1Seq = 111 and LDO1En = 10. If multiple MPCs are selected, LDO1 is controlled by the logical OR of the MPCs.</p>	<p>0: LDO1 not controlled by MPC7.</p> <p>1: LDO1 controlled by MPC7.</p>
LDO1MPC6	6	<p>LDO1 MPC6 Enable Control.</p> <p>Only valid when LDO1Seq = 111 and LDO1En = 10. If multiple MPCs are selected, LDO1 is controlled by the logical OR of the MPCs.</p>	<p>0: LDO1 not controlled by MPC6.</p> <p>1: LDO1 controlled by MPC6.</p>
LDO1MPC5	5	<p>LDO1 MPC5 Enable Control.</p> <p>Only valid when LDO1Seq = 111 and LDO1En = 10. If multiple MPCs are selected, LDO1 is controlled by the logical OR of the MPCs.</p>	<p>0: LDO1 not controlled by MPC5.</p> <p>1: LDO1 controlled by MPC5.</p>
LDO1MPC4	4	<p>LDO1 MPC4 Enable Control.</p> <p>Only valid when LDO1Seq = 111 and LDO1En = 10. If multiple MPCs are selected, LDO1 is controlled by the logical OR of the MPCs.</p>	<p>0: LDO1 not controlled by MPC4.</p> <p>1: LDO1 controlled by MPC4.</p>
LDO1MPC3	3	<p>LDO1 MPC3 Enable Control.</p> <p>Only valid when LDO1Seq = 111 and LDO1En = 10. If multiple MPCs are selected, LDO1 is controlled by the logical OR of the MPCs.</p>	<p>0: LDO1 not controlled by MPC3.</p> <p>1: LDO1 controlled by MPC3.</p>
LDO1MPC2	2	<p>LDO1 MPC2 Enable Control.</p> <p>Only valid when LDO1Seq = 111 and LDO1En = 10. If multiple MPCs are selected, LDO1 is controlled by the logical OR of the MPCs.</p>	<p>0: LDO1 not controlled by MPC2.</p> <p>1: LDO1 controlled by MPC2.</p>



BITFIELD	BITS	DESCRIPTION	DECODE
LDO1MPC1	1	LDO1 MPC1 Enable Control. Only valid when LDO1Seq = 111 and LDO1En = 10. If multiple MPCs are selected, LDO1 is controlled by the logical OR of the MPCs.	0: LDO1 not controlled by MPC1. 1: LDO1 controlled by MPC1.
LDO1MPC0	0	LDO1 MPC0 Enable Control. Only valid when LDO1Seq = 111 and LDO1En = 10. If multiple MPCs are selected, LDO1 is controlled by the logical OR of the MPCs.	0: LDO1 not controlled by MPC0. 1: LDO1 controlled by MPC0.

**LDO2Ena (0x5E)**

BIT	7	6	5	4	3	2	1	0
Field	LDO2Seq[2:0]			–	–	–	LDO2En[1:0]	
Reset	0b000			–	–	–	0b00	
Access Type	Write, Read			–	–	–	Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
LDO2Seq	7:5	LDO2 Enable Configuration.	000: Disabled. 001: Reserved. 010: Enabled at 0% of boot/POR process delay control. 011: Enabled at 25% of boot/POR process delay control. 100: Enabled at 50% of boot/POR process delay control. 101: Reserved. 110: Reserved. 111: Controlled by LDO2En[1:0] after 100% of boot/POR process delay control.
LDO2En	1:0	LDO2 Enable Configuration. (Effective only when LDO2Seq = 111.)	00: Disabled. 01: Enabled. 10: Controlled by MPC_ (see the LDO2Ctr register (0x61)). 11: Reserved.

**LDO2Cfgr (0x5F)**

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	LDO2_MPC0CNF	LDO2_MPC0CNT	LDO2ActDsc	LDO2Mode	LDO2PsvDsc
Reset	–	–	–	0b0	0b0	0b0	0b0	0b1
Access Type	–	–	–	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
LDO2_MPC0CNF	4	MPC0 Configuration Bit.	0: MPC0 controls LDO/SW mode of LDO2 (MPC0 = 0 LDO mode, MPC0 = 1 SW mode). 1: MPC0 controls enabling of LDO2 (MPC0 = 0 disabled, MPC0 = 1 enabled in SW mode).

BITFIELD	BITS	DESCRIPTION	DECODE
LDO2_MPC0CNT	3	LDO2 MPC0 Control Bit.	0: MPC0 has no effect on the LDO. 1: LDO2_MPC0CNF is valid and MPC0 function is enabled.
LDO2ActDsc	2	LDO2 active discharge control	0: LDO2 output is actively discharged only in hard-reset mode. 1: LDO2 output is actively discharged in hard-reset mode and also when its enable goes low.
LDO2Mode	1	LDO2 Mode Control. When FET is on, the output is unregulated. This setting is internally latched and can change only when the LDO is disabled.	0: Normal LDO operating mode 1: Load switch mode. FET is either fully On or Off depending on state of LDO2En.
LDO2PsvDsc	0	LDO2 Passive Discharge Control.	0: LDO2 output is passively discharged only in hard-reset mode. 1: LDO2 output is passively discharged in hard-reset mode and also when its enable goes low.

### LDO2VSet (0x60)

BIT	7	6	5	4	3	2	1	0
Field	—	—	—	LDO2VSet[4:0]				
Reset	—	—	—	0b00000				
Access Type	—	—	—	Write, Read				

BITFIELD	BITS	DESCRIPTION
LDO2VSet	4:0	LDO2 Output-Voltage Setting. Limited by input supply. 0.9V to 4V, linear scale, 100mV increments. 00000 = 0.9V. 00001 = 1.0V. ... 11110 = 3.9V. 11111 = 4.0V.

### LDO2Ctr (0x61)

BIT	7	6	5	4	3	2	1	0
Field	LDO2MPC7	LDO2MPC6	LDO2MPC5	LDO2MPC4	LDO2MPC3	LDO2MPC2	LDO2MPC1	LDO2MPC0
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
LDO2MPC7	7	LDO2 MPC7 Enable Control. Only valid when LDO2Seq = 111 and LDO2En = 10. If multiple MPCs are selected, LDO2 is controlled by the logical OR of the MPCs.	0: LDO2 not controlled by MPC7. 1: LDO2 controlled by MPC7.
LDO2MPC6	6	LDO2 MPC6 Enable Control. Only valid when LDO2Seq = 111 and LDO2En = 10. If multiple MPCs are selected, LDO2 is controlled by the logical OR of the MPCs.	0: LDO2 not controlled by MPC6. 1: LDO2 controlled by MPC6.
LDO2MPC5	5	LDO2 MPC5 Enable Control. Only valid when LDO2Seq = 111 and LDO2En = 10. If multiple MPCs are selected, LDO2 is controlled by the logical OR of the MPCs.	0: LDO2 not controlled by MPC5. 1: LDO2 controlled by MPC5.
LDO2MPC4	4	LDO2 MPC4 Enable Control. Only valid when LDO2Seq = 111 and LDO2En = 10. If multiple MPCs are selected, LDO2 is controlled by the logical OR of the MPCs.	0: LDO2 not controlled by MPC4. 1: LDO2 controlled by MPC4.
LDO2MPC3	3	LDO2 MPC3 Enable Control. Only valid when LDO2Seq = 111 and LDO2En = 10. If multiple MPCs are selected, LDO2 is controlled by the logical OR of the MPCs.	0: LDO2 not controlled by MPC3. 1: LDO2 controlled by MPC3.
LDO2MPC2	2	LDO2 MPC2 Enable Control. Only valid when LDO2Seq = 111 and LDO2En = 10. If multiple MPCs are selected, LDO2 is controlled by the logical OR of the MPCs.	0: LDO2 not controlled by MPC2. 1: LDO2 controlled by MPC2.
LDO2MPC1	1	LDO2 MPC1 Enable Control. Only valid when LDO2Seq = 111 and LDO2En = 10. If multiple MPCs are selected, LDO2 is controlled by the logical OR of the MPCs.	0: LDO2 not controlled by MPC1. 1: LDO2 controlled by MPC1.
LDO2MPC0	0	LDO2 MPC0 Enable Control. Only valid when LDO2Seq = 111 and LDO2En = 10. If multiple MPCs are selected, LDO2 is controlled by the logical OR of the MPCs.	0: LDO2 not controlled by MPC0. 1: LDO2 controlled by MPC0.

### LDO3Ena (0x62)

BIT	7	6	5	4	3	2	1	0
Field	LDO3Seq[2:0]			–	–	–	LDO3En[1:0]	
Reset	0b000			–	–	–	0b00	
Access Type	Write, Read			–	–	–	Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
LDO3Seq	7:5	LDO3 Enable Configuration.	000: Disabled. 001: Reserved. 010: Enabled at 0% of boot/POR process delay control. 011: Enabled at 25% of boot/POR process delay control. 100: Enabled at 50% of boot/POR process delay control. 101: Reserved. 110: Reserved. 111: Controlled by LDO3En[1:0] after 100% of boot/POR process delay control.
LDO3En	1:0	LDO3 Enable Configuration. (Effective only when LDO3Seq = 111.)	00: Disabled. 01: Enabled. 10: Controlled by MPC_ (see the LDO3Ctr register 0x65). 11: Reserved.

**LDO3Cfq (0x63)**

BIT	7	6	5	4	3	2	1	0
Field	–	LDO3_MPC_CNF	LDO3_NOCLP	LDO3_HICOUT	LDO3_FRC_HIC	LDO3ActDsc	LDO3_PMOD	LDO3PsvDsc
Reset	–	0b0	0b0	0b0	0b0	0b0	0b0	0b1
Access Type	–	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
LDO3_MPC_CNF	6	MPC Configuration Bit.	0: MPC5 does not controls LDO3. 1: MPC5 controls the enabling of FRC_HIQ (MPC5 = 0 disabled, MPC5 = 1 enabled ).
LDO3_NOCLP	5	LDO3 No Short-Circuit Protection Trigger On-Clipping	0: Short to GND sensitivity increased. 1: Short to GND robustness increased.
LDO3_HICOUT	4	COUOUT Selection.	0: Value to be set if $C_{OUT} < 4\mu F$ . 1: Value to be set if $C_{OUT} > 4\mu F$ .
LDO3_FRC_HIC	3	LDO3_FRC_HIQ	0: Low quiescent mode, slow response mode. 1: $I_Q = \sim 3\mu A$ (typ) , fast response mode.
LDO3ActDsc	2	LDO3 Active Discharge Control.	0: LDO3 output is actively discharged only in hard-reset mode. 1: LDO3 output is actively discharged in hard-reset mode and also when its enable goes low.
LDO3_PMOD	1	LDO3 Proportional Regulation Mode Control.	Reserved. Set this bit to 0.
LDO3PsvDsc	0	LDO3 Passive Discharge Control.	0: LDO3 output is passively discharged only in hard-reset mode. 1: LDO3 output is passively discharged in hard-reset mode and also when its enable goes low.

**LDO3VSet (0x64)**

BIT	7	6	5	4	3	2	1	0
Field	–	LDO3VSet[6:0]						
Reset	–	0b0000000						

<b>Access Type</b>	–	Write, Read
--------------------	---	-------------

BITFIELD	BITS	DESCRIPTION
LDO3VSet	6:0	<p>LDO3 Output-Voltage Setting.  Limited by input supply.  0.9V to 4.075V, linear scale, 25mV increments.  0000000 = 0.9V.  0000001 = 0.925V.  ...  1111110 = 4.05V.  1111111 = 4.075V.</p>

### LDO3Ctr (0x65)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	LDO3MPC7	LDO3MPC6	LDO3MPC5	LDO3MPC4	LDO3MPC3	LDO3MPC2	LDO3MPC1	LDO3MPC0
<b>Reset</b>	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
<b>Access Type</b>	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
LDO3MPC7	7	<p>LDO3 MPC7 Enable Control.  Only valid when LDO3Seq = 111 and LDO3En = 10. If multiple MPCs are selected, LDO3 is controlled by the logical OR of the MPCs.</p>	<p>0: LDO3 not controlled by MPC7.  1: LDO3 controlled by MPC7.</p>
LDO3MPC6	6	<p>LDO3 MPC6 Enable Control.  Only valid when LDO3Seq = 111 and LDO3En = 10. If multiple MPCs are selected, LDO3 is controlled by the logical OR of the MPCs.</p>	<p>0: LDO3 not controlled by MPC6.  1: LDO3 controlled by MPC6.</p>
LDO3MPC5	5	<p>LDO3 MPC5 Enable Control.  Only valid when LDO3Seq = 111 and LDO3En = 10. If multiple MPCs are selected, LDO3 is controlled by the logical OR of the MPCs.</p>	<p>0: LDO3 not controlled by MPC5.  1: LDO3 controlled by MPC5.</p>
LDO3MPC4	4	<p>LDO3 MPC4 Enable Control.  Only valid when LDO3Seq = 111 and LDO3En = 10. If multiple MPCs are selected, LDO3 is controlled by the logical OR of the MPCs.</p>	<p>0: LDO3 not controlled by MPC4.  1: LDO3 controlled by MPC4.</p>
LDO3MPC3	3	<p>LDO3 MPC3 Enable Control.  Only valid when LDO3Seq = 111 and LDO3En = 10. If multiple MPCs are selected, LDO3 is controlled by the logical OR of the MPCs.</p>	<p>0: LDO3 not controlled by MPC3.  1: LDO3 controlled by MPC3.</p>
LDO3MPC2	2	<p>LDO3 MPC2 Enable Control.  Only valid when LDO3Seq = 111 and LDO3En =</p>	<p>0: LDO3 not controlled by MPC2.  1: LDO3 controlled by MPC2.</p>

BITFIELD	BITS	DESCRIPTION	DECODE
		10. If multiple MPCs are selected, LDO3 is controlled by the logical OR of the MPCs.	
LDO3MPC1	1	LDO3 MPC1 Enable Control. Only valid when LDO3Seq = 111 and LDO3En = 10. If multiple MPCs are selected, LDO3 is controlled by the logical OR of the MPCs.	0: LDO3 not controlled by MPC1. 1: LDO3 controlled by MPC1.
LDO3MPC0	0	LDO3 MPC0 Enable Control. Only valid when LDO3Seq = 111 and LDO3En = 10. If multiple MPCs are selected, LDO3 is controlled by the logical OR of the MPCs.	0: LDO3 not controlled by MPC0. 1: LDO3 controlled by MPC0.

### LDO4Ena (0x66)

BIT	7	6	5	4	3	2	1	0
Field	LDO4Seq[2:0]			—	—	—	LDO4En[1:0]	
Reset	0b000			—	—	—	0b00	
Access Type	Write, Read			—	—	—	Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
LDO4Seq	7:5	LDO4 Enable Configuration.	000: Disabled. 001: Enabled always when BAT/SYS is present. 010: Enabled at 0% of boot/POR process delay control. 011: Enabled at 25% of boot/POR process delay control. 100: Enabled at 50% of boot/POR process delay control. 101: Reserved. 110: Reserved. 111: Controlled by LDO4En[1:0] after 100% of boot/POR process delay control.
LDO4En	1:0	LDO4 Enable Configuration. (Effective only when LDO4Seq = 111.)	00: Disabled. 01: Enabled. 10: Controlled by MPC_ (see the LDO4Ctr register 0x68). 11: Reserved.

### LDO4Cfg (0x67)

BIT	7	6	5	4	3	2	1	0
Field	—	—	—	—	LDO4VInc[1:0]		LDO4VSet	LDO4PsvDsc
Reset	—	—	—	—	0b00		0b0	0b1
Access Type	—	—	—	—	Write, Read		Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
LDO4VInc	3:2	LDO4VInc Provides 25mV Voltage Increment for Each Bit. LDO4VInc = 00: 0mV voltage increment. LDO4VInc = 01: 25mV voltage increment. LDO4VInc = 10: 50mV voltage increment. LDO4VInc = 11: 50mV voltage increment.	0x0: 0mV voltage increment. 0x1: 25mV voltage increment. 0x2: 50mV voltage increment. 0x3: 50mV voltage increment.
LDO4VSet	1	LDO4VSet = 0 Sets the Output to 1.2V; LDO4VSet = 1 Sets the Output to 1.8V.	0x0: 1.2V. 0x1: 1.8V.
LDO4PsvDsc	0	LDO4 Passive Discharge Control.	0: LDO4 output is passively discharged only in hard-reset mode. 1: LDO4 output is passively discharged in hard-reset mode and also when its enable goes low.

### LDO4Ctr (0x68)

BIT	7	6	5	4	3	2	1	0
Field	LDO4MPC7	LDO4MPC6	LDO4MPC5	LDO4MPC4	LDO4MPC3	LDO4MPC2	LDO4MPC1	LDO4MPC0
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
LDO4MPC7	7	LDO4 MPC7 Enable Control. Only valid when LDO4Seq = 111 and LDO4En = 10. If multiple MPCs are selected, LDO4 is controlled by the logical OR of the MPCs.	0: LDO4 not controlled by MPC7. 1: LDO4 controlled by MPC7.
LDO4MPC6	6	LDO4 MPC6 Enable Control. Only valid when LDO4Seq = 111 and LDO4En = 10. If multiple MPCs are selected, LDO4 is controlled by the logical OR of the MPCs.	0: LDO4 not controlled by MPC6. 1: LDO4 controlled by MPC6.
LDO4MPC5	5	LDO4 MPC5 Enable Control. Only valid when LDO4Seq = 111 and LDO4En = 10. If multiple MPCs are selected, LDO4 is controlled by the logical OR of the MPCs.	0: LDO4 not controlled by MPC5. 1: LDO4 controlled by MPC5.
LDO4MPC4	4	LDO4 MPC4 Enable Control. Only valid when LDO4Seq = 111 and LDO4En = 10. If multiple MPCs are selected, LDO4 is controlled by the logical OR of the MPCs.	0: LDO4 not controlled by MPC4. 1: LDO4 controlled by MPC4.
LDO4MPC3	3	LDO4 MPC3 Enable Control. Only valid when LDO4Seq = 111 and LDO4En = 10. If multiple MPCs are selected, LDO4 is controlled by the logical OR of the MPCs.	0: LDO4 not controlled by MPC3. 1: LDO4 controlled by MPC3.

BITFIELD	BITS	DESCRIPTION	DECODE
LDO4MPC2	2	LDO4 MPC2 Enable Control. Only valid when LDO4Seq = 111 and LDO4En = 10. If multiple MPCs are selected, LDO4 is controlled by the logical OR of the MPCs.	0: LDO4 not controlled by MPC2. 1: LDO4 controlled by MPC2.
LDO4MPC1	1	LDO4 MPC1 Enable Control. Only valid when LDO4Seq = 111 and LDO4En = 10. If multiple MPCs are selected, LDO4 is controlled by the logical OR of the MPCs.	0: LDO4 not controlled by MPC1. 1: LDO4 controlled by MPC1.
LDO4MPC0	0	LDO4 MPC0 Enable Control. Only valid when LDO4Seq = 111 and LDO4En = 10. If multiple MPCs are selected, LDO4 is controlled by the logical OR of the MPCs.	0: LDO4 not controlled by MPC0. 1: LDO4 controlled by MPC0.

### LSW1Ena (0x69)

BIT	7	6	5	4	3	2	1	0
Field	LSW1Seq[2:0]			–	–	–	LSW1En[1:0]	
Reset	0b000			–	–	–	0b00	
Access Type	Write, Read			–	–	–	Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
LSW1Seq	7:5	LSW1 Enable Configuration.	000: Disabled. 001: Reserved. 010: Enabled at 0% of boot/POR process delay control. 011: Enabled at 25% of boot/POR process delay control. 100: Enabled at 50% of boot/POR process delay control. 101: Reserved. 110: Reserved. 111: Controlled by LSW1En[1:0] after 100% of boot/POR process delay control.
LSW1En	1:0	LSW1 Enable Configuration. (Effective only when LSW1Seq = 111.)	00: Disabled. 01: Enabled. 10: Controlled by MPC_ (see the LSW1MPC_ bits in register 0x6B). 11: Reserved.

### LSW1Cfg (0x6A)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	–	LSW1ActDsc	LSW1LowIq	LSW1PsvDsc
Reset	–	–	–	–	–	0b0	0b0	0b1
Access Type	–	–	–	–	–	Write, Read	Write, Read	Write, Read



BITFIELD	BITS	DESCRIPTION	DECODE
LSW1ActDsc	2	LSW1 Active Discharge Control.	0: LSW1 output is actively discharged only in hard-reset mode. 1: LSW1 output is actively discharged in hard-reset mode and also when its enable goes low.
LSW1LowIq	1	LSW1 Low Quiescent Control. Low quiescent mode is achieved by disabling the voltage protection of LSW1.	0: Voltage protection enabled. If $V_{SYS} - V_{LSW1OUT}$ exceeds $V_{LSW\_PROT}$ , the output is disabled to protect from overcurrent. 1: Voltage protection disabled and quiescent is reduced.
LSW1PsvDsc	0	LSW1 Passive Discharge Control.	0: LSW1 output is discharged only entering off and hard-reset modes. 1: LSW1 output is discharged only entering off and hard-reset modes and when the enable is low.

### LSW1Ctr (0x6B)

BIT	7	6	5	4	3	2	1	0
Field	LSW1MPC7	LSW1MPC6	LSW1MPC5	LSW1MPC4	LSW1MPC3	LSW1MPC2	LSW1MPC1	LSW1MPC0
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
LSW1MPC7	7	LSW1 MPC7 Enable Control. Only valid when LSW1Seq = 111 and LSW1En = 10. If multiple MPCs are selected, LSW1 is controlled by the logical OR of the MPCs.	0: LSW1 not controlled by MPC7. 1: LSW1 controlled by MPC7.
LSW1MPC6	6	LSW1 MPC6 Enable Control. Only valid when LSW1Seq = 111 and LSW1En = 10. If multiple MPCs are selected, LSW1 is controlled by the logical OR of the MPCs.	0: LSW1 not controlled by MPC6. 1: LSW1 controlled by MPC6.
LSW1MPC5	5	LSW1 MPC5 Enable Control. Only valid when LSW1Seq = 111 and LSW1En = 10. If multiple MPCs are selected, LSW1 is controlled by the logical OR of the MPCs.	0: LSW1 not controlled by MPC5. 1: LSW1 controlled by MPC5.
LSW1MPC4	4	LSW1 MPC4 Enable Control. Only valid when LSW1Seq = 111 and LSW1En = 10. If multiple MPCs are selected, LSW1 is controlled by the logical OR of the MPCs.	0: LSW1 not controlled by MPC4. 1: LSW1 controlled by MPC4.
LSW1MPC3	3	LSW1 MPC3 Enable Control. Only valid when LSW1Seq = 111 and LSW1En = 10. If multiple MPCs are selected, LSW1 is controlled by the logical OR of the MPCs.	0: LSW1 not controlled by MPC3. 1: LSW1 controlled by MPC3.
LSW1MPC2	2	LSW1 MPC2 Enable Control. Only valid when LSW1Seq = 111 and LSW1En = 10. If multiple MPCs are selected, LSW1 is controlled by the logical OR of the MPCs.	0: LSW1 not controlled by MPC2. 1: LSW1 controlled by MPC2.

BITFIELD	BITS	DESCRIPTION	DECODE
LSW1MPC1	1	LSW1 MPC1 Enable Control. Only valid when LSW1Seq = 111 and LSW1En = 10. If multiple MPCs are selected, LSW1 is controlled by the logical OR of the MPCs.	0: LSW1 not controlled by MPC1. 1: LSW1 controlled by MPC1.
LSW1MPC0	0	LSW1 MPC0 Enable Control. Only valid when LSW1Seq = 111 and LSW1En = 10. If multiple MPCs are selected, LSW1 is controlled by the logical OR of the MPCs.	0: LSW1 not controlled by MPC0. 1: LSW1 controlled by MPC0.

### LSW2Ena (0x6C)

BIT	7	6	5	4	3	2	1	0
Field	LSW2Seq[2:0]			—	—	—	LSW2En[1:0]	
Reset	0b000			—	—	—	0b00	
Access Type	Write, Read			—	—	—	Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
LSW2Seq	7:5	LSW2 Enable Configuration.	000: Disabled. 001: Reserved. 010: Enabled at 0% of boot/POR process delay control. 011: Enabled at 25% of boot/POR process delay control. 100: Enabled at 50% of boot/POR process delay control. 101: Reserved. 110: Reserved. 111: Controlled by LSW2En[1:0] after 100% of boot/POR process delay control.
LSW2En	1:0	LSW2 Enable Configuration. (Effective only when LSW2Seq = 111.)	00: Disabled. 01: Enabled. 10: Controlled by MPC_ (see the LSW2MPC_ bits in register 0x6E). 11: Reserved.

### LSW2Cfg (0x6D)

BIT	7	6	5	4	3	2	1	0
Field	—	—	—	—	—	LSW2ActDsc	LSW2LowIq	LSW2PsvDsc
Reset	—	—	—	—	—	0b0	0b0	0b1
Access Type	—	—	—	—	—	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
LSW2ActDsc	2	LSW2 Active Discharge Control.	0: LSW2 output is actively discharged only in hard-reset mode. 1: LSW2 output is actively discharged in hard-reset mode and also when its enable goes low.

BITFIELD	BITS	DESCRIPTION	DECODE
LSW2LowIq	1	LSW2 Low Quiescent Control. Low quiescent mode is achieved by disabling the voltage protection of LSW2.	0: Voltage protection enabled. If $V_{SYS} - V_{LSW2OUT}$ exceeds $V_{LSW\_PROT}$ , the output is disabled to protect from overcurrent. 1: Voltage protection disabled and quiescent is reduced.
LSW2PsvDsc	0	LSW2 Passive Discharge Control.	0: LSW2 output is discharged only entering off and hard-reset modes. 1: LSW2 output is discharged only entering off and hard-reset modes and when the enable is low.

### LSW2Ctr (0x6E)

BIT	7	6	5	4	3	2	1	0
Field	LSW2MPC7	LSW2MPC6	LSW2MPC5	LSW2MPC4	LSW2MPC3	LSW2MPC2	LSW2MPC1	LSW2MPC0
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
LSW2MPC7	7	LSW2 MPC7 Enable Control. Only valid when LSW2Seq = 111 and LSW2En = 10. If multiple MPCs are selected, LSW2 is controlled by the logical OR of the MPCs.	0: LSW2 not controlled by MPC7. 1: LSW2 controlled by MPC7.
LSW2MPC6	6	LSW2 MPC6 Enable Control. Only valid when LSW2Seq = 111 and LSW2En = 10. If multiple MPCs are selected, LSW2 is controlled by the logical OR of the MPCs.	0: LSW2 not controlled by MPC6. 1: LSW2 controlled by MPC6.
LSW2MPC5	5	LSW2 MPC5 Enable Control. Only valid when LSW2Seq = 111 and LSW2En = 10. If multiple MPCs are selected, LSW2 is controlled by the logical OR of the MPCs.	0: LSW2 not controlled by MPC5. 1: LSW2 controlled by MPC5.
LSW2MPC4	4	LSW2 MPC4 Enable Control. Only valid when LSW2Seq = 111 and LSW2En = 10. If multiple MPCs are selected, LSW2 is controlled by the logical OR of the MPCs.	0: LSW2 not controlled by MPC4. 1: LSW2 controlled by MPC4.
LSW2MPC3	3	LSW2 MPC3 Enable Control. Only valid when LSW2Seq = 111 and LSW2En = 10. If multiple MPCs are selected, LSW2 is controlled by the logical OR of the MPCs.	0: LSW2 not controlled by MPC3. 1: LSW2 controlled by MPC3.
LSW2MPC2	2	LSW2 MPC2 Enable Control. Only valid when LSW2Seq = 111 and LSW2En = 10. If multiple MPCs are selected, LSW2 is controlled by the logical OR of the MPCs.	0: LSW2 not controlled by MPC2. 1: LSW2 controlled by MPC2.
LSW2MPC1	1	LSW2 MPC1 Enable Control. Only valid when LSW2Seq = 111 and LSW2En =	0: LSW2 not controlled by MPC1. 1: LSW2 controlled by MPC1.

BITFIELD	BITS	DESCRIPTION	DECODE
		10. If multiple MPCs are selected, LSW2 is controlled by the logical OR of the MPCs.	
LSW2MPC0	0	LSW2 MPC0 Enable Control. Only valid when LSW2Seq = 111 and LSW2En = 10. If multiple MPCs are selected, LSW2 is controlled by the logical OR of the MPCs.	0: LSW2 not controlled by MPC0. 1: LSW2 controlled by MPC0.

### LSW3Ena (0x6F)

BIT	7	6	5	4	3	2	1	0
Field	LSW3Seq[2:0]			–	–	–	LSW3En[1:0]	
Reset	0b000			–	–	–	0b00	
Access Type	Write, Read			–	–	–	Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
LSW3Seq	7:5	LSW3 Enable Configuration.	000: Disabled. 001: Reserved. 010: Enabled at 0% of boot/POR process delay control. 011: Enabled at 25% of boot/POR process delay control. 100: Enabled at 50% of boot/POR process delay control. 101: Reserved. 110: Reserved. 111: Controlled by LSW3En[1:0] after 100% of boot/POR process delay control.
LSW3En	1:0	LSW3 Enable Configuration (Effective only when LSW3Seq = 111.)	00: Disabled. 01: Enabled. 10: Controlled by MPC_ (see the LSW3MPC_ bits in register 0x71.) 11: Reserved.

### LSW3Cfg (0x70)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	–	LSW3ActDsc	LSW3Lowlq	LSW3PsvDsc
Reset	–	–	–	–	–	0b0	0b0	0b1
Access Type	–	–	–	–	–	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
LSW3ActDsc	2	LSW3 Active Discharge Control.	0: LSW3 output is actively discharged only in hard-reset mode. 1: LSW3 output is actively discharged in hard-reset mode and also when its enable goes low.

BITFIELD	BITS	DESCRIPTION	DECODE
LSW3LowIq	1	LSW3 Low Quiescent Control. Low quiescent mode is achieved by disabling the voltage protection of LSW3.	0: Voltage protection enabled. If $V_{SYS} - V_{LSW2OUT}$ exceeds $V_{LSW\_PROT}$ , the output is disabled to protect from overcurrent. 1: Voltage protection disabled and quiescent is reduced.
LSW3PsvDsc	0	LSW3 Passive Discharge Control.	0: LSW3 output is discharged only entering off and hard-reset modes. 1: LSW3 output is discharged only entering off and hard-reset modes and when the enable is low.

**LSW3Ctr (0x71)**

BIT	7	6	5	4	3	2	1	0
Field	LSW3MPC7	LSW3MPC6	LSW3MPC5	LSW3MPC4	LSW3MPC3	LSW3MPC2	LSW3MPC1	LSW3MPC0
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
LSW3MPC7	7	LSW3 MPC7 Enable Control. Only valid when LSW3Seq = 111 and LSW3En = 10. If multiple MPCs are selected, LSW3 is controlled by the logical OR of the MPCs.	0: LSW3 not controlled by MPC7. 1: LSW3 controlled by MPC7.
LSW3MPC6	6	LSW3 MPC6 Enable Control. Only valid when LSW3Seq = 111 and LSW3En = 10. If multiple MPCs are selected, LSW3 is controlled by the logical OR of the MPCs.	0: LSW3 not controlled by MPC6. 1: LSW3 controlled by MPC6.
LSW3MPC5	5	LSW3 MPC5 Enable Control. Only valid when LSW3Seq = 111 and LSW3En = 10. If multiple MPCs are selected, LSW3 is controlled by the logical OR of the MPCs.	0: LSW3 not controlled by MPC5. 1: LSW3 controlled by MPC5.
LSW3MPC4	4	LSW3 MPC4 Enable Control. Only valid when LSW3Seq = 111 and LSW3En = 10. If multiple MPCs are selected, LSW3 is controlled by the logical OR of the MPCs.	0: LSW3 not controlled by MPC4. 1: LSW3 controlled by MPC4.
LSW3MPC3	3	LSW3 MPC3 Enable Control. Only valid when LSW3Seq = 111 and LSW3En = 10. If multiple MPCs are selected, LSW3 is controlled by the logical OR of the MPCs.	0: LSW3 not controlled by MPC3. 1: LSW3 controlled by MPC3.
LSW3MPC2	2	LSW3 MPC2 Enable Control. Only valid when LSW3Seq = 111 and LSW3En = 10. If multiple MPCs are selected, LSW3 is controlled by the logical OR of the MPCs.	0: LSW3 not controlled by MPC2. 1: LSW3 controlled by MPC2.
LSW3MPC1	1	LSW3 MPC1 Enable Control. Only valid when LSW3Seq = 111 and LSW2En =	0: LSW3 not controlled by MPC1. 1: LSW3 controlled by MPC1.

BITLED	BITS	DESCRIPTION	DECODE
		10. If multiple MPCs are selected, LSW3 is controlled by the logical OR of the MPCs.	
LSW3MPC0	0	LSW3 MPC0 Enable Control. Only valid when LSW3Seq = 111 and LSW3En = 10. If multiple MPCs are selected, LSW3 is controlled by the logical OR of the MPCs.	0: LSW3 not controlled by MPC0. 1: LSW3 controlled by MPC0.

### MPC0Cfg (0x72)

BIT	7	6	5	4	3	2	1	0
Field	MPC0Pin	–	–	MPC0Out	MPC0OD	MPC0HiZB	MPC0Res	MPC0Pup
Reset	0b0	–	–	0b0	0b0	0b0	0b0	0b0
Access Type	Read Only	–	–	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITLED	BITS	DESCRIPTION	DECODE
MPC0Pin	7	MPC0 State.	0: MPC0 low. 1: MPC0 high (if MPC0OD = 0) or high-impedance (if MPC0OD = 1).
MPC0Out	4	MPC0 Output Value. Valid only if MPC0 is configured as output (MPC0HiZB = 1).	0: MPC0 connected to GND. 1: MPC0 open-drain off (MPC0OD = 1) or connected to BK1OUT (MPC0OD = 0).
MPC0OD	3	MPC0 Output Configuration. Valid only if MPC0 is configured as output (MPC0HiZB = 1).	0: MPC0 is push-pull connected to BK1OUT. 1: MPC0 is open drain.
MPC0HiZB	2	MPC0 Direction.	0: MPC0 is high-impedance. Input buffer enabled. 1: MPC0 is not high-impedance. Output buffer enabled.
MPC0Res	1	MPC0 Resistor Presence. Valid only if MPC0 is configured as input (MPC0HiZB = 0).	0: Resistor not connected to MPC0. 1: Resistor connected to MPC0.
MPC0Pup	0	MPC0 Resistor Configuration. Valid only if there is a resistor on MPC0 (MPC0Res = 1).	0: Pull-down connected to MPC0. 1: Pull-up to V <sub>CCINT</sub> connected MPC0.

### MPC1Cfg (0x73)

BIT	7	6	5	4	3	2	1	0
Field	MPC1Pin	–	–	MPC1Out	MPC1OD	MPC1HiZB	MPC1Res	MPC1Pup
Reset	0b0	–	–	0b0	0b0	0b0	0b0	0b0

<b>Access Type</b>	Read Only	–	–	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read
--------------------	-----------	---	---	-------------	-------------	-------------	-------------	-------------

BITFIELD	BITS	DESCRIPTION	DECODE
MPC1Pin	7	MPC1 State.	0: MPC1 low. 1: MPC1 high (if MPC1OD = 0) or high-impedance (if MPC1OD = 1).
MPC1Out	4	MPC1 Output Value. Valid only if MPC1 is configured as output (MPC1HiZB = 1).	0: MPC1 connected to GND. 1: MPC1 open-drain off (MPC1OD = 1) or connected to BK1OUT (MPC1OD = 0).
MPC1OD	3	MPC1 Output Configuration. Valid only if MPC1 is configured as output (MPC1HiZB = 1).	0: MPC1 is push-pull connected to BK1OUT. 1: MPC1 is open drain.
MPC1HiZB	2	MPC1 Direction.	0: MPC1 is high-impedance. Input buffer enabled. 1: MPC1 is not high-impedance. Output buffer enabled.
MPC1Res	1	MPC1 Resistor Presence. Valid only if MPC1 is configured as input (MPC1HiZB = 0).	0: Resistor not connected to MPC1. 1: Resistor connected to MPC1.
MPC1Pup	0	MPC1 Resistor Configuration. Valid only if there is a resistor on MPC1 (MPC1Res = 1).	0: Pull-down connected to MPC1. 1: Pull-up to V <sub>CCINT</sub> connected MPC1.

### MPC2Cfq (0x74)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	MPC2Pin	–	–	MPC2Out	MPC2OD	MPC2HiZB	MPC2Res	MPC2Pup
<b>Reset</b>	0b0	–	–	0b0	0b0	0b0	0b0	0b0
<b>Access Type</b>	Read Only	–	–	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
MPC2Pin	7	MPC2 State.	0: MPC2 low. 1: MPC2 high (if MPC2OD = 0) or high-impedance (if MPC2OD = 1).
MPC2Out	4	MPC2 Output Value. Valid only if MPC2 is configured as output (MPC2HiZB = 1).	0: MPC2 connected to GND. 1: MPC2 open-drain off (MPC2OD = 1) or connected to BK1OUT (MPC2OD = 0).
MPC2OD	3	MPC2 Output Configuration. Valid only if MPC2 is configured as output (MPC2HiZB = 1).	0: MPC2 is push-pull connected to BK1OUT. 1: MPC2 is open drain.
MPC2HiZB	2	MPC2 Direction.	0: MPC2 is high-impedance. Input buffer enabled. 1: MPC2 is not high-impedance. Output buffer enabled.
MPC2Res	1	MPC2 Resistor Presence. Valid only if MPC2 is configured as input (MPC2HiZB = 0).	0: Resistor not connected to MPC2. 1: Resistor connected to MPC2.

BITFIELD	BITS	DESCRIPTION	DECODE
MPC2Pup	0	MPC2 Resistor Configuration. Valid only if there is a resistor on MPC2 (MPC2Res = 1).	0: Pull-down connected to MPC2. 1: Pull-up to V <sub>CCINT</sub> connected MPC2.

### MPC3Cfg (0x75)

BIT	7	6	5	4	3	2	1	0
Field	MPC3Pin	–	–	MPC3Out	MPC3OD	MPC3HiZB	MPC3Res	MPC3Pup
Reset	0b0	–	–	0b0	0b0	0b0	0b0	0b0
Access Type	Read Only	–	–	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
MPC3Pin	7	MPC3 State.	0: MPC3 low. 1: MPC3 high (if MPC3OD = 0) or high-impedance (if MPC3OD = 1).
MPC3Out	4	MPC3 Output Value. Valid only if MPC3 is configured as output (MPC3HiZB = 1).	0: MPC3 connected to GND. 1: MPC3 open-drain off (MPC3OD = 1) or connected to BK1OUT (MPC3OD = 0).
MPC3OD	3	MPC3 Output Configuration. Valid only if MPC3 is configured as output (MPC3HiZB = 1).	0: MPC3 is push-pull connected to BK1OUT. 1: MPC3 is open drain.
MPC3HiZB	2	MPC3 Direction.	0: MPC3 is high-impedance. Input buffer enabled. 1: MPC3 is not high-impedance. Output buffer enabled.
MPC3Res	1	MPC3 Resistor Presence. Valid only if MPC3 is configured as input (MPC3HiZB = 0).	0: Resistor not connected to MPC3. 1: Resistor connected to MPC3.
MPC3Pup	0	MPC3 Resistor Configuration. Valid only if there is a resistor on MPC3 (MPC3Res = 1).	0: Pull-down connected to MPC3. 1: Pull-up to V <sub>CCINT</sub> connected MPC3.

### MPC4Cfg (0x76)

BIT	7	6	5	4	3	2	1	0
Field	MPC4Pin	–	–	MPC4Out	MPC4OD	MPC4HiZB	MPC4Res	MPC4Pup
Reset	0b0	–	–	0b0	0b0	0b0	0b0	0b0
Access Type	Read Only	–	–	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read



BITFIELD	BITS	DESCRIPTION	DECODE
MPC4Pin	7	MPC4 State.	0: MPC4 low. 1: MPC4 high (if MPC4OD = 0) or high-impedance (if MPC4OD = 1).
MPC4Out	4	MPC4 Output Value. Valid only if MPC4 is configured as output (MPC4HiZB = 1).	0: MPC4 connected to GND. 1: MPC4 open-drain off (MPC4OD = 1) or connected to BK1OUT (MPC4OD = 0).
MPC4OD	3	MPC4 Output Configuration. Valid only if MPC4 is configured as output (MPC4HiZB = 1).	0: MPC4 is push-pull connected to BK1OUT. 1: MPC4 is open drain.
MPC4HiZB	2	MPC4 Direction.	0: MPC4 is high-impedance. Input buffer enabled. 1: MPC4 is not high-impedance. Output buffer enabled.
MPC4Res	1	MPC4 Resistor Presence. Valid only if MPC4 is configured as input (MPC4HiZB = 0).	0: Resistor not connected to MPC4. 1: Resistor connected to MPC4.
MPC4Pup	0	MPC4 Resistor Configuration. Valid only if there is a resistor on MPC4 (MPC4Res = 1).	0: Pull-down connected to MPC4. 1: Pull-up to V <sub>CCINT</sub> connected MPC4.

### MPC5Cfg (0x77)

BIT	7	6	5	4	3	2	1	0
Field	MPC5Pin	–	–	MPC5Out	MPC5OD	MPC5HiZB	MPC5Res	MPC5Pup
Reset	0b0	–	–	0b0	0b0	0b0	0b0	0b0
Access Type	Read Only	–	–	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
MPC5Pin	7	MPC5 State.	0: MPC5 low. 1: MPC5 high (if MPC5OD = 0) or high-impedance (if MPC5OD = 1).
MPC5Out	4	MPC5 Output Value. Valid only if MPC5 is configured as output (MPC5HiZB = 1).	0: MPC5 connected to GND. 1: MPC5 open-drain off (MPC5OD = 1) or connected to BK1OUT (MPC5OD = 0).
MPC5OD	3	MPC5 Output Configuration. Valid only if MPC5 is configured as output (MPC5HiZB = 1).	0: MPC5 is push-pull connected to BK1OUT. 1: MPC5 is open drain.
MPC5HiZB	2	MPC5 Direction.	0: MPC5 is high-impedance. Input buffer enabled. 1: MPC5 is not high-impedance. Output buffer enabled.
MPC5Res	1	MPC5 Resistor Presence. Valid only if MPC5 is configured as input (MPC5HiZB = 0).	0: Resistor not connected to MPC5. 1: Resistor connected to MPC5.
MPC5Pup	0	MPC5 Resistor Configuration. Valid only if there is a resistor on MPC5 (MPC5Res = 1).	0: Pull-down connected to MPC5. 1: Pull-up to V <sub>CCINT</sub> connected MPC5.

### MPC6Cfg (0x78)

BIT	7	6	5	4	3	2	1	0
Field	MPC6Pin	–	–	MPC6Out	MPC6OD	MPC6HiZB	MPC6Res	MPC6Pup
Reset	0b0	–	–	0b0	0b0	0b0	0b0	0b0
Access Type	Read Only	–	–	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
MPC6Pin	7	MPC6 State.	0: MPC6 low. 1: MPC6 high (if MPC6OD = 0) or high-impedance (if MPC6OD = 1).
MPC6Out	4	MPC6 Output Value. Valid only if MPC6 is configured as output (MPC6HiZB = 1).	0: MPC6 connected to GND. 1: MPC6 open-drain off (MPC6OD = 1) or connected to BK1OUT (MPC6OD = 0).
MPC6OD	3	MPC6 Output Configuration. Valid only if MPC6 is configured as output (MPC6HiZB = 1).	0: MPC6 is push-pull connected to BK1OUT. 1: MPC6 is open drain.
MPC6HiZB	2	MPC6 Direction.	0: MPC6 is high-impedance. Input buffer enabled. 1: MPC6 is not high-impedance. Output buffer enabled.
MPC6Res	1	MPC6 Resistor Presence. Valid only if MPC6 is configured as input (MPC6HiZB = 0).	0: Resistor not connected to MPC6. 1: Resistor connected to MPC6.
MPC6Pup	0	MPC6 Resistor Configuration. Valid only if there is a resistor on MPC6 (MPC6Res = 1).	0: Pull-down connected to MPC6. 1: Pull-up to V <sub>CCINT</sub> connected MPC6.

### MPC7Cfg (0x79)

BIT	7	6	5	4	3	2	1	0
Field	MPC7Pin	–	–	MPC7Out	MPC7OD	MPC7HiZB	MPC7Res	MPC7Pup
Reset	0b0	–	–	0b0	0b0	0b0	0b0	0b0
Access Type	Read Only	–	–	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
MPC7Pin	7	MPC7 State.	0: MPC7 low. 1: MPC7 high (if MPC7OD = 0) or high-impedance (if MPC7OD = 1).
MPC7Out	4	MPC7 Output Value. Valid only if MPC7 is configured as output (MPC7HiZB = 1).	0: MPC7 connected to GND. 1: MPC7 open-drain off (MPC7OD = 1) or connected to BK1OUT (MPC7OD = 0).

BITFIELD	BITS	DESCRIPTION	DECODE
MPC7OD	3	MPC7 Output Configuration. Valid only if MPC7 is configured as output (MPC7HiZB = 1).	0: MPC7 is push-pull connected to BK1OUT. 1: MPC7 is open drain.
MPC7HiZB	2	MPC7 Direction.	0: MPC7 is high-impedance. Input buffer enabled. 1: MPC7 is not high-impedance. Output buffer enabled.
MPC7Res	1	MPC7 Resistor Presence. Valid only if MPC7 is configured as input (MPC7HiZB = 0).	0: Resistor not connected to MPC7. 1: Resistor connected to MPC7.
MPC7Pup	0	MPC7 Resistor Configuration. Valid only if there is a resistor on MPC7 (MPC7Res = 1).	0: Pull-down connected to MPC7. 1: Pull-up to V <sub>CCINT</sub> connected MPC7.

**MPCltrSts (0x7A)**

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	USBOkMPCSts	BK3PgMPCSts	BK2PgMPCSts	BK1PgMPCSts
Reset	–	–	–	–	0b0	0b0	0b0	0b0
Access Type	–	–	–	–	Read Only	Read Only	Read Only	Read Only

BITFIELD	BITS	DESCRIPTION	DECODE
USBOkMPCSts	3	USBOk Dedicated MPC Interrupt Status Bit.	0: USBOk MPC power-good interrupt not active. 1: USBOk MPC power-good interrupt active.
BK3PgMPCSts	2	Buck3 Dedicated MPC Interrupt Status Bit.	0: Buck3 MPC power-good interrupt not active. 1: Buck3 MPC power-good interrupt active.
BK2PgMPCSts	1	Buck2 Dedicated MPC Interrupt Status Bit.	0: Buck2 MPC power-good interrupt not active. 1: Buck2 MPC power-good interrupt active.
BK1PgMPCSts	0	Buck1 Dedicated MPC Interrupt Status Bit.	0: Buck1 MPC power-good interrupt not active. 1: Buck1 MPC power-good interrupt active.

**BK1ltrCfg (0x7B)**

BIT	7	6	5	4	3	2	1	0
Field	BK1PgMPCInt	BK1MPC6Sel	BK1MPC5Sel	BK1MPC4Sel	BK1MPC3Sel	BK1MPC2Sel	BK1MPC1Sel	BK1MPC0Sel
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Read Only	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
BK1PgMPCInt	7	Buck1 Dedicated Power-Good Interrupt.	0: No power-good status change. 1: Buck1 power-good status change caused interrupt.

BITFIELD	BITS	DESCRIPTION	DECODE
BK1MPC6Sel	6	Buck1 PGOOD Interrupt MPC6 Assignment Control.	0: Buck1 PGOOD interrupt not routed to MPC6. 1: Buck1 PGOOD interrupt routed to MPC6
BK1MPC5Sel	5	Buck1 PGOOD Interrupt MPC5 Assignment Control.	0: Buck1 PGOOD interrupt not routed to MPC5. 1: Buck1 PGOOD interrupt routed to MPC5.
BK1MPC4Sel	4	Buck1 PGOOD Interrupt MPC4 Assignment Control.	0: Buck1 PGOOD interrupt not routed to MPC4. 1: Buck1 PGOOD interrupt routed to MPC4.
BK1MPC3Sel	3	Buck1 PGOOD Interrupt MPC3 Assignment Control.	0: Buck1 PGOOD interrupt not routed to MPC3. 1: Buck1 PGOOD interrupt routed to MPC3.
BK1MPC2Sel	2	Buck1 PGOOD Interrupt MPC2 Assignment Control.	0: Buck1 PGOOD interrupt not routed to MPC2. 1: Buck1 PGOOD interrupt routed to MPC2.
BK1MPC1Sel	1	Buck1 PGOOD Interrupt MPC1 Assignment Control.	0: Buck1 PGOOD interrupt not routed to MPC1. 1: Buck1 PGOOD interrupt routed to MPC1.
BK1MPC0Sel	0	Buck1 PGOOD Interrupt MPC0 Assignment Control.	0: Buck1 PGOOD interrupt not routed to MPC0. 1: Buck1 PGOOD interrupt routed to MPC0.

### BK2ltrCfq (0x7C)

BIT	7	6	5	4	3	2	1	0
Field	BK2PgMPCInt	BK2MPC6Sel	BK2MPC5Sel	BK2MPC4Sel	BK2MPC3Sel	BK2MPC2Sel	BK2MPC1Sel	BK2MPC0Sel
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Read Only	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
BK2PgMPCInt	7	Buck2 Dedicated Power-Good Interrupt.	0: No power-good status change. 1: Buck2 power-good status change caused interrupt.
BK2MPC6Sel	6	Buck2 PGOOD Interrupt MPC6 Assignment Control.	0: Buck2 PGOOD interrupt not routed to MPC6. 1: Buck2 PGOOD interrupt routed to MPC6.
BK2MPC5Sel	5	Buck2 PGOOD Interrupt MPC5 Assignment Control.	0: Buck2 PGOOD interrupt not routed to MPC5. 1: Buck2 PGOOD interrupt routed to MPC5.
BK2MPC4Sel	4	Buck2 PGOOD Interrupt MPC4 Assignment Control.	0: Buck2 PGOOD interrupt not routed to MPC4. 1: Buck2 PGOOD interrupt routed to MPC4.
BK2MPC3Sel	3	Buck2 PGOOD Interrupt MPC3 Assignment Control.	0: Buck2 PGOOD interrupt not routed to MPC3. 1: Buck2 PGOOD interrupt routed to MPC3.
BK2MPC2Sel	2	Buck2 PGOOD Interrupt MPC2 Assignment Control.	0: Buck2 PGOOD interrupt not routed to MPC2. 1: Buck2 PGOOD interrupt routed to MPC2.
BK2MPC1Sel	1	Buck2 PGOOD Interrupt MPC1 Assignment Control.	0: Buck2 PGOOD interrupt not routed to MPC1. 1: Buck2 PGOOD interrupt routed to MPC1.

BITFIELD	BITS	DESCRIPTION	DECODE
BK2MPC0Sel	0	Buck2 PGOOD Interrupt MPC0 Assignment Control.	0: Buck2 PGOOD interrupt not routed to MPC0. 1: Buck2 PGOOD interrupt routed to MPC0.

**BK3ltrCfq (0x7D)**

BIT	7	6	5	4	3	2	1	0
Field	BK3PgMPCInt	BK3MPC6Sel	BK3MPC5Sel	BK3MPC4Sel	BK3MPC3Sel	BK3MPC2Sel	BK3MPC1Sel	BK3MPC0Sel
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Read Only	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
BK3PgMPCInt	7	Buck3 Dedicated Power-Good Interrupt.	0: No power-good status change. 1: Buck3 power-good status change caused interrupt.
BK3MPC6Sel	6	Buck3 PGOOD Interrupt MPC6 Assignment Control.	0: Buck3 PGOOD interrupt not routed to MPC6. 1: Buck3 PGOOD interrupt routed to MPC6.
BK3MPC5Sel	5	Buck3 PGOOD Interrupt MPC5 Assignment Control.	0: Buck3 PGOOD interrupt not routed to MPC5. 1: Buck3 PGOOD interrupt routed to MPC5.
BK3MPC4Sel	4	Buck3 PGOOD Interrupt MPC4 Assignment Control.	0: Buck3 PGOOD interrupt not routed to MPC4. 1: Buck3 PGOOD interrupt routed to MPC4.
BK3MPC3Sel	3	Buck3 PGOOD Interrupt MPC3 Assignment Control.	0: Buck3 PGOOD interrupt not routed to MPC3. 1: Buck3 PGOOD interrupt routed to MPC3.
BK3MPC2Sel	2	Buck3 PGOOD Interrupt MPC2 Assignment Control.	0: Buck3 PGOOD interrupt not routed to MPC2. 1: Buck3 PGOOD interrupt routed to MPC2.
BK3MPC1Sel	1	Buck3 PGOOD Interrupt MPC1 Assignment Control.	0: Buck3 PGOOD interrupt not routed to MPC1. 1: Buck3 PGOOD interrupt routed to MPC1.
BK3MPC0Sel	0	Buck3 PGOOD Interrupt MPC0 Assignment Control.	0: Buck3 PGOOD interrupt not routed to MPC0. 1: Buck3 PGOOD interrupt routed to MPC0.

**USBOKltrCfq (0x7E)**

BIT	7	6	5	4	3	2	1	0
Field	USBOKMPCInt	USBOKMPC6Sel	USBOKMPC5Sel	USBOKMPC4Sel	USBOKMPC3Sel	USBOKMPC2Sel	USBOKMPC1Sel	USBOKMPC0Sel
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Read Only	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITLED	BITS	DESCRIPTION	DECODE
USBOKMPCInt	7	USBOK Dedicated Power-Good Interrupt.	0: No USBOK status change. 1: USBOK status change caused interrupt.
USBOKMPC6Sel	6	USBOK Dedicated Interrupt MPC6 Assignment Control.	0: USBOK interrupt not routed to MPC6. 1: USBOK interrupt routed to MPC6.
USBOKMPC5Sel	5	USBOK Dedicated Interrupt MPC5 Assignment Control.	0: USBOK interrupt not routed to MPC5. 1: USBOK interrupt routed to MPC5.
USBOKMPC4Sel	4	USBOK Dedicated Interrupt MPC4 Assignment Control.	0: USBOK interrupt not routed to MPC4. 1: USBOK interrupt routed to MPC4.
USBOKMPC3Sel	3	USBOK Dedicated Interrupt MPC3 Assignment Control.	0: USBOK interrupt not routed to MPC3. 1: USBOK interrupt routed to MPC3.
USBOKMPC2Sel	2	USBOK Dedicated Interrupt MPC2 Assignment Control.	0: USBOK interrupt not routed to MPC2. 1: USBOK interrupt routed to MPC2.
USBOKMPC1Sel	1	USBOK Dedicated Interrupt MPC1 Assignment Control.	0: USBOK interrupt not routed to MPC1. 1: USBOK interrupt routed to MPC1.
USBOKMPC0Sel	0	USBOK Dedicated Interrupt MPC0 Assignment Control.	0: USBOK interrupt not routed to MPC0. 1: USBOK interrupt routed to MPC0.

### PFN (0x80)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	–	–	PFN2Pin	PFN1Pin
Reset	–	–	–	–	–	–	0b0	0b0
Access Type	–	–	–	–	–	–	Read Only	Read Only

BITLED	BITS	DESCRIPTION	DECODE
PFN2Pin	1	Status of PFN2.	0: PFN2 not active. 1: PFN2 active.
PFN1Pin	0	Status of PFN1.	0: PFN1 not active. 1: PFN1 active.

### BootCfg (0x81)

BIT	7	6	5	4	3	2	1	0
Field	PwrRstCfg[3:0]				SftRstCfg	BootDly[1:0]		ChgAlwTry
Reset	0x0				0b0	0b00		0b0
Access Type	Read Only				Read Only	Read Only		Read Only

BITFIELD	BITS	DESCRIPTION	DECODE
PwrRstCfg	7:4	Power Reset Configuration. Determines how the device turns on, off, and enters hard-/soft-reset. See the PwrRstCfg settings in Table 5 for PwrRstCfg values and their associated behaviors.	
SftRstCfg	3	Soft-Reset Configuration. Indicates whether registers are held or reset to default during a soft-reset.	0: Hold register contents. 1: Reset registers to default.
BootDly	2:1	Boot Delay. The boot period when the sequencing engine turns on features with sequence bits 010, 011, and 100.	00: 80ms. 01: 120ms. 10: 220ms. 11: 420ms.
ChgAlwTry	0	SYS UVLO Automatic Retry. Determines what happens when a SYS UVLO event occurs during the boot process with CHGIN present.	0: Part latches off until CHGIN is removed. 1: Part retries to boot after t <sub>CHG_RETRY_TMO</sub> delay if CHGIN is still present.

### PwrCfg (0x82)

BIT	7	6	5	4	3	2	1	0
Field	–	INTBootMsk	–	–	–	–	–	StayOn
Reset	–	0b0	–	–	–	–	–	0b0
Access Type	–	Write, Read	–	–	–	–	–	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
INTBootMsk	6	Bit Used to Mask INTb During Shutdown to Prevent Application Processor Lock.	0: INTb masked during shutdown. 1: INTb not masked during shutdown.
StayOn	0	Bit Used to Ensure that Processor is Booted Correctly. This bit must be set within 5s of power-on to prevent the part from shutting down and returning to the power-off condition. This bit has no effect after being set.	0: Shut down 5s after power-on. 1: Stay on.

### PwrCmd (0x83)

BIT	7	6	5	4	3	2	1	0
Field	PwrCmd[7:0]							
Reset	0x00							
Access Type	Write, Read							

BITFIELD	BITS	DESCRIPTION	DECODE
PwrCmd	7:0	Power Command Register. Writing the following values issues the command listed. After the written value has been validated by the internal logic, this register is cleared automatically. Any other commands are ignored. See the PwrRstCfg settings in Table 5 for the available PwrCmd for each PwrRstCfg value.	0xB2: PWR_OFF_CMD: places the part in off mode. 0xC3: PWR_HR_CMD: issues a hard-reset (power cycle). 0xD4: PWR_SR_CMD: issues a soft-reset (reset pulse only). 0xE5: PWR_SEAL_CMD: places the part in seal mode. available for PwrRstCfg 0110, 0111, 1000, 1001, 1010, 1011 and 1100 0xF6: PWR_BR_CMD: places the part in battery recovery mode. Available only if HrvEn = 1. 0x52: PWR_FACT_CMD: places the part in factory mode.

### MiscFunctions (0x84)

BIT	7	6	5	4	3	2	1	0
Field	—	—	—	—	MiscFunc[3:0]			
Reset	—	—	—	—	0x0			
Access Type	—	—	—	—	Write, Read			

BITFIELD	BITS	DESCRIPTION	DECODE
MiscFunc	3:0	Multi Function Bit. This bit includes settings for global active discharge, RTC_LDO feature, factory mode, and reserve for future (RFU).	MiscFunc[0] = 0: if active discharge is enabled, output of the block is actively discharged for 50ms while the block is disabled. (default) MiscFunc[0] = 1: if active discharge is enabled, output of the block is actively discharged constantly while the block is disabled.  MiscFunc[1] = 0: RTC LDO feature is on. MiscFunc[1] = 1: RTC LDO feature is off.  MiscFunc[2] = 0: Factory mode is enabled. MiscFunc[2] = 1: Factory mode is disabled.  MiscFunc[3] = RFU.

### LockMsk1 (0x86)

BIT	7	6	5	4	3	2	1	0
Field	LD4Lck	LD3Lck	LD2Lck	LD1Lck	BBLck	BK3Lck	BK2Lck	BK1Lck
Reset	0b1	0b1	0b1	0b1	0b1	0b1	0b1	0b1
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read



BITFIELD	BITS	DESCRIPTION	DECODE
LD4Lck	7	Lock Mask for LDO4 Registers.	0: LDO4 registers not masked from locking/unlocking. 1: LDO4 registers masked from locking/unlocking.
LD3Lck	6	Lock Mask for LDO3 Registers.	0: LDO3 registers not masked from locking/unlocking. 1: LDO3 registers masked from locking/unlocking.
LD2Lck	5	Lock Mask for LDO2 Registers.	0: LDO2 registers not masked from locking/unlocking. 1: LDO2 registers masked from locking/unlocking.
LD1Lck	4	Lock Mask for LDO1 Registers.	0: LDO1 registers not masked from locking/unlocking. 1: LDO1 registers masked from locking/unlocking.
BBLck	3	Lock Mask for Buck-Boost Registers.	0x0: Buck-Boost registers not masked from locking/unlocking. 0x1: Buck-Boost registers masked from locking/unlocking.
BK3Lck	2	Lock Mask for Buck3 Registers.	0x0: Buck3 registers not masked from locking/unlocking. 0x1: Buck3 registers masked from locking/unlocking.
BK2Lck	1	Lock Mask for Buck2 Registers.	0x0: Buck2 registers not masked from locking/unlocking. 0x1: Buck2 registers masked from locking/unlocking.
BK1Lck	0	Lock Mask for Buck1 Registers.	0x0: Buck1 registers not masked from locking/unlocking. 0x1: Buck1 registers masked from locking/unlocking.

### LockMsk2 (0x87)

BIT	7	6	5	4	3	2	1	0
Field	LD4SeqLck	LD3SeqLck	LD2SeqLck	LD1SeqLck	BBSeqLck	BK3SeqLck	BK2SeqLck	BK1SeqLck
Reset	0b1	0b1	0b1	0b1	0b1	0b1	0b1	0b1
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
LD4SeqLck	7	Lock Mask for LDO4Seq Registers.	0x0: LDO4Seq registers unlocked (read/write). 0x1: LDO4Seq registers masked from locked (read only).
LD3SeqLck	6	Lock Mask for LDO3Seq Registers.	0x0: LDO3Seq registers unlocked (read/write). 0x1: LDO3Seq registers masked from locked (read only).
LD2SeqLck	5	Lock Mask for LDO2Seq Registers.	0x0: LDO2Seq registers unlocked (read/write). 0x1: LDO2Seq registers masked from locked (read only).
LD1SeqLck	4	Lock Mask for LDO1Seq Registers.	0x0: LDO1Seq registers unlocked (read/write). 0x1: LDO1Seq registers masked from locked (read only).
BBSeqLck	3	Lock Mask for BBseq Registers.	0x0: BBstSeqSeq registers unlocked (read/write). 0x1: BBstSeq registers masked from locked (read only).
BK3SeqLck	2	Lock Mask for Buck3Seq Registers.	0x0: Buck3Seq registers unlocked (read/write). 0x1: Buck3Seq registers masked from locked (read only).
BK2SeqLck	1	Lock Mask for Buck2Seq Registers.	0x0: Buck2Seq registers unlocked (read/write). 0x1: Buck2Seq registers masked from locked (read only).
BK1SeqLck	0	Lock Mask for Buck1Seq Registers.	0x0: Buck1Seq registers unlocked (read/write). 0x1: Buck1Seq registers masked from locked (read only).

### LockMsk3 (0x89)

BIT	7	6	5	4	3	2	1	0
Field	LSW3SeqLck	LSW2SeqLck	LSW1SeqLck	—	WDLck	GMDrpLck	LimLck	ChgLck

<b>Reset</b>	0b1	0b1	0b1	–	0b1	0b1	0b1	0b1
<b>Access Type</b>	Write, Read	Write, Read	Write, Read	–	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
LSW3SeqLck	7	Lock Mask for LSW3Seq Registers.	0x0: LSW3Seq registers unlocked (read/write). 0x1: LSW3Seq registers masked from locked (read only).
LSW2SeqLck	6	Lock Mask for LSW2Seq Registers.	0x0: LSW2Seq registers unlocked (read/write). 0x1: LSW2Seq registers masked from locked (read only).
LSW1SeqLck	5	Lock Mask for LSW1Seq Registers.	0x0: LSW1Seq registers unlocked (read/write). 0x1: LSW1Seq registers masked from locked (read only).
WDLck	3	Lock Mask for WatchDog Registers.	0x0: Charger registers not masked from locking/unlocking. 0x1: Charger registers masked from locking/unlocking.
GMDrpLck	2	Lock Mask for Charger Registers.	0x0: Charger registers not masked from locking/unlocking. 0x1: Charger registers masked from locking/unlocking.
LimLck	1	Lock Mask for Charger Registers.	0x0: Charger registers not masked from locking/unlocking. 0x1: Charger registers masked from locking/unlocking.
ChgLck	0	Lock Mask for Charger Registers.	0x0: Charger registers not masked from locking/unlocking. 0x1: Charger registers masked from locking/unlocking.

**LockUnlock1 (0x8A)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	PASSWD1[7:0]							
<b>Reset</b>	0xFF							
<b>Access Type</b>	Write, Read							

BITFIELD	BITS	DESCRIPTION	DECODE
PASSWD1	7:0	Lock/Unlock Password. Locks or unlocks all unmasked functions set in the lock mask register, LockMsk1, when the correct password is written. Reading this register returns the current lock state of the functions. Locked functions return 1 and unlocked functions return 0. Functions are organized in the same order as register LockMsk1.	0x55: Unlock unmasked functions. 0xAA: Lock unmasked functions. All Other Codes: No effect.

**LockUnlock2 (0x8B)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	PASSWD2[7:0]							

<b>Reset</b>	0xFF
<b>Access Type</b>	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
PASSWD2	7:0	Lock/Unlock Password. Locks or unlocks all unmasked functions set in the lock mask register, LockMsk2, when the correct password is written. Reading this register returns the current lock state of the functions. Locked functions return 1 and unlocked functions return 0. Functions are organized in the same order as register LockMsk2 .	0x55: Unlock unmasked functions. 0xAA: Lock unmasked functions. All Other Codes: No effect.

### LockUnlock3 (0x8C)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	PASSWD3[7:0]							
<b>Reset</b>	0xFF							
<b>Access Type</b>	Write, Read							

BITFIELD	BITS	DESCRIPTION	DECODE
PASSWD3	7:0	Lock/Unlock Password. Locks or unlocks all unmasked functions set in the lock mask register, LockMsk3, when the correct password is written. Reading this register returns the current lock state of the functions. Locked functions return 1 and unlocked functions return 0. Functions are organized in the same order as register LockMsk3.	0x55: Unlock unmasked functions. 0xAA: Lock unmasked functions. All Other Codes: No effect.

### I2C OTP (0x8D)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	OTPDIG__ADD[7:0]							
<b>Reset</b>	0x00							
<b>Access Type</b>	Write, Read							

BITFIELD	BITS	DESCRIPTION
OTPDIG__ADD	7:0	Address of the OTP Reg File for OTP Registers Readback. OTP registers are filled with data from OTP memory block during boot.

### I2C OTP (0x8E)

BIT	7	6	5	4	3	2	1	0
Field	OTPDIG__DAT[7:0]							
Reset	0x00							
Access Type	Read Only							

BITFIELD	BITS	DESCRIPTION
OTPDIG__DAT	7:0	OTP Data Readback.

## Applications Information

### I<sup>2</sup>C Interface

The MAX20356 contains an I<sup>2</sup>C-compatible interface for data communication with a host controller (SCL and SDA). The MAX20356 interface supports frequencies up to  $f_{SCL}$ . SCL and SDA require pull-up resistors that are connected to a positive supply.




Figure 34. I<sup>2</sup>C Interface Timing

### Peripheral Address

The MAX20356 peripheral address is 0b0101000 plus the read/write bit. Set the read/write bit low to configure the MAX20356 to write mode (0x50). Set the read/write bit high to configure the MAX20356 to read mode (0x51). For the fuel gauge, the peripheral address is 0x6C/0x6D.

### Start, Stop, and Repeated Start Conditions

When writing to the MAX20356 using the I<sup>2</sup>C interface, the controller sends a start condition (S) followed by the MAX20356 I<sup>2</sup>C address. After the address, the controller sends the register address of the register that is to be programmed. The controller then ends communication by issuing a stop condition (P) to relinquish control of the bus, or a repeated start condition (Sr) to communicate to another I<sup>2</sup>C peripheral.




Figure 35. I<sup>2</sup>C Start, Stop, and Repeated Start Conditions

### Bit Transfer

One data bit is transferred on the rising edge of each SCL clock cycle. The data on SDA must remain stable during the high period of the SCL clock pulse. Changes in SDA while SCL is high and stable are considered control signals (see the [Start, Stop, and Repeated Start Conditions](#) section). Both SDA and SCL remain high when the bus is not active.

### Single-Byte Write

In this operation, the controller sends an address and multiple data bytes to the peripheral device. The following procedure describes the burst write operation:

1. The controller sends a start condition.
2. The controller sends the 7-bit peripheral address plus a write bit (low).
3. The addressed peripheral asserts an ACK on the data line.

4. The controller sends the 8-bit register address.
5. The peripheral asserts an ACK on the data line only if the address is valid (NAK if not).
6. The controller sends 8 data bits.
7. The peripheral asserts an ACK on the data line.
8. The controller generates a stop condition.




Figure 36. Single-Byte Write Sequence

### Burst Write

In this operation, the controller sends an address and multiple data bytes to the peripheral device. The peripheral device automatically increments the register address after each data byte is sent, unless the register being accessed is 0x00, in which case the register address remains the same. The following procedure describes the burst write operation:

1. The controller sends a start condition.
2. The controller sends the 7-bit peripheral address plus a write bit (low).
3. The addressed peripheral asserts an ACK on the data line.
4. The controller sends the 8-bit register address.
5. The peripheral asserts an ACK on the data line only if the address is valid (NAK if not).
6. The controller sends 8 data bits.
7. The peripheral asserts an ACK on the data line.
8. Repeat step 6 and step 7 N-1 times.
9. The controller generates a stop condition.




Figure 37. Burst-Write Sequence

### Single-Byte Read

In this operation, the controller sends an address plus two data bytes and receives one data byte from the peripheral device. The following procedure describes the single-byte read operation:

1. The controller sends a start condition.

2. The controller sends the 7-bit peripheral address plus a write bit (low).
3. The addressed peripheral asserts an ACK on the data line.
4. The controller sends the 8-bit register address.
5. The peripheral asserts an ACK on the data line only if the address is valid (NAK if not).
6. The controller sends a repeated start condition.
7. The controller sends the 7-bit peripheral address plus a read bit (high).
8. The addressed peripheral asserts an ACK on the data line.
9. The peripheral sends 8 data bits.
10. The controller asserts a NACK on the data line.
11. The controller generates a stop condition.




Figure 38. Single-Byte Read Sequence

### Burst Read

In this operation, the controller sends an address plus two data bytes and receives multiple data bytes from the peripheral device. The following procedure describes the burst byte read operation:

1. The controller sends a start condition.
2. The controller sends the 7-bit peripheral address plus a write bit (low).
3. The addressed peripheral asserts an ACK on the data line.
4. The controller sends the 8-bit register address.
5. The peripheral asserts an ACK on the data line only if the address is valid (NAK if not).
6. The controller sends a repeated start condition.
7. The controller sends the 7-bit peripheral address plus a read bit (high).
8. The peripheral asserts an ACK on the data line.
9. The peripheral sends 8 data bits.
10. The controller asserts an ACK on the data line.
11. Repeat step 9 and step 10 N-2 times.
12. The peripheral sends the last 8 data bits.
13. The controller asserts a NACK on the data line.
14. The controller generates a stop condition.




Figure 39. Burst-Read Sequence

### Acknowledge Bits

Data transfers are acknowledged with an acknowledge bit (ACK) or a not-acknowledge bit (NACK). Both the controller and the MAX20356 generate ACK bits. To generate an ACK, pull SDA low before the rising edge of the ninth clock pulse and hold it low during the high period of the ninth clock pulse. To generate a NACK, leave SDA high before the rising edge of the ninth clock pulse and leave it high for the duration of the ninth clock pulse. Monitoring for NACK bits allows for detection of unsuccessful data transfers.




Figure 40. Acknowledge Bits

## I<sup>2</sup>C Security Functions

### Function Locking

All regulator voltages and the end-of-charge behavior of the charger can be locked. I<sup>2</sup>C writes to a locked bitfield have no effect. To lock a function, its lock mask must be removed in the LockMsk1, LockMsk2, and LockMsk3 registers (see the LockMsk1, LockMsk2, and LockMsk3 registers). To remove the lock mask, set the corresponding function mask bit to 0. By writing the lock password 0xAA to the LockUnlock1, LockUnlock2, and LockUnlock3 registers (see the LockUnlock1, LockUnlock2, and LockUnlock3 registers), all unmasked functions are locked. To unlock functions, repeat the mask/unmask process and write the unlock password 0x55 to the LockUnlock1, LockUnlock2, and LockUnlock3 registers. If the function is locked by the OTP PASSWDOTP1, PASSWDOTP2, and PASSWDOTP3, to unlock password, write 0x00 to LockMsk1, LockMsk2, and LockMsk3 registers, and write the unlock password 0x55 to the LockUnlock1, LockUnlock2, and LockUnlock3 registers. The LockUnlock1, LockUnlock2, and LockUnlock3 registers are then 0x00 when read, which means all functions are now unlocked.



**Default Bits**

[Table 6](#) shows the default settings for different versions. These default values are OTP programmable. Some bits can be changed through the I<sup>2</sup>C interface after power-up while some bits are set through OTP.

**Table 6. Device Default Settings**

FIELD	EV KIT	EV KIT WITH HARVESTER	MAX203 56A	MAX203 56C	MAX203 56D	MAX203 56F	MAX20356G
ILimBlank	Disabled	Disabled	Disabled	Disabled	Disabled	1ms	Disabled
ILimMax	1000mA	1000mA	1500mA	1500mA	1500mA	1000mA	1500mA
ILimCntl	450mA	450mA	450mA	450mA	450mA	1000mA	450mA
PPDrp	25mV	25mV	25mV	25mV	25mV	25mV	25mV
SysOVD	200mV	200mV	200mV	200mV	200mV	175mV	200mV
SysDSCEn	1	1	1	1	1	1	1
SysMinVlt	3.60V	3.60V	3.60V	3.30V	3.30V	3.40V	3.30V
CC1IFChg	200mA	200mA	190mA	100mA	100mA	14mA	100mA
SysUVLOThSel	2.70V	2.70V	3.00V	3.00V	3.00V	3.00V	3.00V
SYSDrp	25mV	25mV	25mV	25mV	25mV	25mV	25mV
CC2IFChg	200mA	200mA	190mA	100mA	100mA	14mA	100mA
CC1RoomOnly	1	1	0	1	1	1	1
CC1TmoLimit	0	0	1	0	0	0	0
CC1Enable	0	0	0	0	0	0	0
ChgBatReg	4.20V	4.20V	4.20V	4.20V	4.20V	4.15V	4.20V
ChgEn	1	1	1	1	1	1	1
ChgAutoStop	1	1	1	1	1	1	1
ChgAutoReSta	1	1	1	1	1	1	1
VPChg	3.10V	3.10V	3.10V	3.10V	3.00V	3.40V	3.00V
IPChg	5% I <sub>FCHG</sub>	5% I <sub>FCHG</sub>	5% I <sub>FCHG</sub>	10% I <sub>FCHG</sub>	10% I <sub>FCHG</sub>	10% I <sub>FCHG</sub>	10% I <sub>FCHG</sub>
IChgDone	20% I <sub>FCHG</sub>	20% I <sub>FCHG</sub>	10% I <sub>FCHG</sub>	10% I <sub>FCHG</sub>	10% I <sub>FCHG</sub>	2.5% I <sub>FCHG</sub>	10% I <sub>FCHG</sub>
BatReChg	ChgBatReg - 100mV	ChgBatReg - 100mV	ChgBatReg - 150mV	ChgBatReg - 150mV	ChgBatReg - 150mV	ChgBatReg - 200mV	ChgBatReg - 150mV
PChgTmr	60min	60min	30min	30min	30min	30min	30min
CC1FChgTmr	120min	120min	120min	120min	60min	240min	60min
ChgTmr	300min	300min	300min	300min	150min	300min	150min
ChgStepHyst	400mV	400mV	200mV	200mV	200mV	400mV	200mV
ChgStepRise	3.80V	3.80V	3.80V	3.80V	3.80V	3.80V	3.80V
MtChgTmr	60min	60min	30min	30min	30min	30min	30min
ChgCoolCC1IFChg	20% I <sub>FCHG</sub>	20% I <sub>FCHG</sub>	20% I <sub>FCHG</sub>	20% I <sub>FCHG</sub>	20% I <sub>FCHG</sub>	20% I <sub>FCHG</sub>	20% I <sub>FCHG</sub>
ChgCoolBatReg	ChgBatReg	ChgBatReg	ChgBatReg	ChgBatReg	ChgBatReg	ChgBatReg	ChgBatReg
ChgCoolCC2IFChg	20% I <sub>FCHG</sub>	20% I <sub>FCHG</sub>	20% I <sub>FCHG</sub>	20% I <sub>FCHG</sub>	20% I <sub>FCHG</sub>	20% I <sub>FCHG</sub>	20% I <sub>FCHG</sub>
ChgRoomCC1IFChg	100% I <sub>FCHG</sub>	100% I <sub>FCHG</sub>	100% I <sub>FCHG</sub>	100% I <sub>FCHG</sub>	100% I <sub>FCHG</sub>	100% I <sub>FCHG</sub>	100% I <sub>FCHG</sub>
ChgRoomBatReg	ChgBatReg	ChgBatReg	ChgBatReg	ChgBatReg	ChgBatReg	ChgBatReg	ChgBatReg

FIELD	EV KIT	EV KIT WITH HARVESTER	MAX203 56A	MAX203 56C	MAX203 56D	MAX203 56F	MAX20356G
ChgRoomCC2IFChg	100% I <sub>FCHG</sub>	100% I <sub>FCHG</sub>	100% I <sub>FCHG</sub>	100% I <sub>FCHG</sub>	100% I <sub>FCHG</sub>	100% I <sub>FCHG</sub>	100% I <sub>FCHG</sub>
ChgWarmCC1IFChg	20% I <sub>FCHG</sub>	20% I <sub>FCHG</sub>	20% I <sub>FCHG</sub>	20% I <sub>FCHG</sub>	20% I <sub>FCHG</sub>	30% I <sub>FCHG</sub>	20% I <sub>FCHG</sub>
ChgWarmBatReg	ChgBatReg - 150mV	ChgBatReg - 150mV	ChgBatReg - 150mV	ChgBatReg - 150mV	ChgBatReg - 150mV	ChgBatReg - 150mV	ChgBatReg - 150mV
ChgWarmCC2IFChg	20% I <sub>FCHG</sub>	20% I <sub>FCHG</sub>	20% I <sub>FCHG</sub>	20% I <sub>FCHG</sub>	20% I <sub>FCHG</sub>	50% I <sub>FCHG</sub>	20% I <sub>FCHG</sub>
ChgT2ThrCC1	15°C	15°C	15°C	15°C	15°C	15°C	15°C
ChgT1ThrDef	0°C	0°C	0°C	0°C	0°C	0°C	0°C
ChgT1ThrCC1	0°C	0°C	0°C	0°C	0°C	0°C	0°C
ChgT3ThrCC1	45°C	45°C	45°C	45°C	45°C	45°C	45°C
ChgT2ThrDef	15°C	15°C	15°C	15°C	15°C	15°C	15°C
ChgT4ThrDef	60°C	60°C	60°C	60°C	60°C	60°C	60°C
ChgT4ThrCC1	60°C	60°C	60°C	60°C	60°C	60°C	60°C
ChgT3ThrDef	45°C	45°C	45°C	45°C	45°C	45°C	45°C
ChgThrmLim	115°C	115°C	115°C	115°C	115°C	60°C	115°C
ThmPUSeI	10kΩ PU	10kΩ PU	10kΩ PU	10kΩ PU	10kΩ PU	10kΩ PU	10kΩ PU
ThmEn	001	001	001	001	001	011	001
HrvFreeMPC	0	0	0	0	0	0	0
ChgFresh	1	1	1	1	1	1	1
WdRstType	00	00	00	00	00	00	00
WDTmrSel	11	11	11	11	11	11	11
HrvModCfg	00	00	00	00	00	11	00
HrvThmEn	Cool/Room	Cool/Room	Cool/Room /Warm	Cool/Room /Warm	Cool/Room /Warm	Disabled	Cool/Room /Warm
HrvThmDio	0	0	0	0	0	1	0
Buck1FET	0	0	0	0	0	0	0
Buck1EnLxSns	ZeroCrossing	ZeroCrossing	ZeroCrossing	ZeroCrossing	ZeroCrossing	ZeroCrossing	ZeroCrossing
Buck1Seq	Buck1En After 100%	Buck1En After 100%	Buck1En After 100%	Buck1En After 100%	Buck1En After 100%	Buck1En After 100%	Buck1En After 100%
Buck1En	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
Buck1VStep	10mV	10mV	25mV	50mV	50mV	25mV	50mV
Buck1VSet	1.10V	1.10V	1.800V	1.800V	0.700V	1.800V	0.700V
Buck1LowBW	0	0	0	0	0	0	0
Buck1FrcDCM	0	0	0	0	0	0	0
Buck2Seq	Buck2En After 100%	Buck2En After 100%	Buck2En After 100%	50%	50%	Buck2En After 100%	50%
Buck2En	Disabled	Disabled	Disabled	Enabled	Enabled	Disabled	Enabled
Buck2VStep	25mV	25mV	25mV	25mV	10mV	25mV	10mV
Buck2VSet	1.800V	1.800V	1.800V	1.350V	1.050V	1.350V	1.050V
Buck2LowBW	0	0	0	0	0	0	0
Buck2FrcDCM	0	0	0	0	0	0	0

FIELD	EV KIT	EV KIT WITH HARVESTER	MAX203 56A	MAX203 56C	MAX203 56D	MAX203 56F	MAX20356G
Buck2FET	0	0	0	0	0	0	0
Buck2EnLxSns	VLX Detection	VLX Detection	ZeroCrossing	ZeroCrossing	ZeroCrossing	ZeroCrossing	ZeroCrossing
Buck3Seq	Buck3En After 100%	Buck3En After 100%	Buck3En After 100%	25%	25%	Buck3En After 100%	25%
Buck3En	Disabled	Disabled	Enabled	Enabled	Enabled	Disabled	Enabled
Buck3FrcDCM	0	0	0	0	0	0	0
Buck3FET	0	0	0	0	0	0	0
Buck3EnLxSns	VLX Detection	VLX Detection	ZeroCrossing	ZeroCrossing	ZeroCrossing	VLX Detection	ZeroCrossing
BBstEn	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
Buck3VStep	50mV	50mV	50mV	50mV	50mV	50mV	50mV
Buck3VSet	3.200V	3.200V	3.300V	1.800V	1.850V	3.200V	1.850V
Buck3LowBW	0	0	0	0	0	0	0
BBstVSet	5.000V	5.000V	5.000V	5.000V	5.000V	4.500V	5.000V
BBstMode	BuckBoost	BuckBoost	BuckBoost	BuckBoost	BuckBoost	BuckBoost	BuckBoost
BBstSeq	BBstEn After 100%	BBstEn After 100%	BBstEn After 100%	BBstEn After 100%	BBstEn After 100%	BBstEn After 100%	BBstEn After 100%
LDO1En	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
BBstFast	Low I <sub>Q</sub>	Low I <sub>Q</sub>	Low I <sub>Q</sub>	Low I <sub>Q</sub>	Low I <sub>Q</sub>	FAST Mode	Low I <sub>Q</sub>
BBstFFET	0	0	0	0	0	0	0
BBFHighSh	100kHz/25kHz	100kHz/25kHz	100kHz/25kHz	100kHz/25kHz	100kHz/25kHz	100kHz/25kHz	100kHz/25kHz
LDO1VSet	0.90V	0.90V	1.80V	1.80V	1.80V	1.80V	1.80V
LDO1IntSup	External	External	External	External	External	External	External
LDO1Mode	LDO	LDO	LDO	Load Switch	Load Switch	LDO	Load Switch
LDO1Seq	LDO1En After 100%	LDO1En After 100%	LDO1En After 100%	LDO1En After 100%	LDO1En After 100%	LDO1En After 100%	LDO1En After 100%
LDO2Seq	LDO2En After 100%	LDO2En After 100%	LDO2En After 100%	LDO2En After 100%	LDO2En After 100%	LDO2En After 100%	LDO2En After 100%
LDO2En	Disabled	Disabled	Enabled	Disabled	Disabled	Disabled	Disabled
LDO3En	Disabled	Disabled	Disabled	Disabled	Enabled	Disabled	Enabled
LDO2VSet	3.00V	3.00V	3.30V	3.30V	1.80V	3.20V	1.80V
LDO2Mode	LDO	LDO	LDO	LDO	Load Switch	LDO	Load Switch
LDO3_MPC_CNF	0	0	0	0	0	0	0
LDO3_HICOUT	0	0	0	0	0	1	0
LDO3_FRC_HIC	0	0	0	0	0	0	0
LDO3Seq	LDO3En After 100%	LDO3En After 100%	LDO3En After 100%	LDO3En After 100%	LDO3En After 100%	LDO3En After 100%	LDO3En After 100%
LDO4En	Disabled	Disabled	Disabled	Disabled	Enabled	Disabled	Enabled
LDO3VSet	1.800V	1.800V	1.800V	0.900V	3.200V	1.750V	3.200V
LDO4VInc	0mV	0mV	0mV	0mV	0mV	0mV	0mV
LDO4VSet	1.80V	1.80V	1.80V	1.80V	1.80V	1.80V	1.80V

FIELD	EV KIT	EV KIT WITH HARVESTER	MAX203 56A	MAX203 56C	MAX203 56D	MAX203 56F	MAX20356G
LDO4Seq	LDO4En After 100%	LDO4En After 100%	LDO4En After 100%	LDO4En After 100%	0%	LDO4En After 100%	0%
LSW2En	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
LSW1LowIq	Protected	Protected	Protected	Protected	Protected	Low I <sub>Q</sub>	Protected
LSW1Seq	LSW1En After 100%	LSW1En After 100%	LSW1En After 100%	LSW1En After 100%	LSW1En After 100%	LSW1En After 100%	LSW1En After 100%
LSW1En	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
LSW3Seq	LSW3En After 100%	LSW3En After 100%	LSW3En After 100%	LSW3En After 100%	LSW3En After 100%	LSW3En After 100%	LSW3En After 100%
LSW3En	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled	Enabled
LSW2LowIq	Protected	Protected	Protected	Protected	Protected	Low I <sub>Q</sub>	Protected
SftRstCfg	Reset Regs	Reset Regs	Reset Regs	Reset Regs	Reset Regs	Reset Regs	Reset Regs
LSW2Seq	LSW2En After 100%	LSW2En After 100%	LSW2En After 100%	LSW2En After 100%	LSW2En After 100%	LSW2En After 100%	LSW2En After 100%
BootDly	120ms	120ms	80ms	80ms	80ms	420ms	80ms
PwrRstCfg	1011	1011	1011	1011	1011	1000	1011
ChgAlwTry	Retry	Retry	Retry	Retry	Retry	Retry	Retry
LSW3LowIq	Protected	Protected	Low I <sub>Q</sub>	Low I <sub>Q</sub>	Low I <sub>Q</sub>	Low I <sub>Q</sub>	Low I <sub>Q</sub>
MiscFunc[2]	1	1	1	1	1	0	1
MiscFunc[1]	0	0	0	0	1	1	1
MiscFunc[0]	0	0	0	0	0	0	0
StayOn	1	1	1	1	1	1	1
PASSWDOTP1	0x00	0x00	0x55	0x00	0x00	0x00	0x00
PASSWDOTP2	0x00	0x00	0x55	0x00	0x00	0x00	0x00
PASSWDOTP3	0x00	0x00	0x55	0x00	0x00	0x00	0x00
IBatOc	1600mA	1600mA	1000mA	1400mA	1400mA	800mA	1400mA
UsbOkselect	CHGIN Rise	CHGIN Rise	CHGIN Rise	CHGIN Rise	CHGIN Rise	No Reset	CHGIN Rise
Buck1IqMD	400nA	400nA	400nA	700nA	700nA	400nA	700nA
Buck1Sind	2.2μH	2.2μH	2.2μH	2.2μH	2.2μH	2.2μH	2.2μH
Buck2IqMD	400nA	400nA	1.1μA	700nA	700nA	400nA	700nA
Buck2Sind	2.2μH	2.2μH	2.2μH	2.2μH	2.2μH	2.2μH	2.2μH
Buck3IqMD	400nA	400nA	400nA	700nA	700nA	400nA	700nA
Buck3Sind	2.2μH	2.2μH	2.2μH	2.2μH	2.2μH	2.2μH	2.2μH
PFN1PU	Pull-Up	Pull-Up	Pull-Up	Pull-Up	Pull-Up	Pull-Up	Pull-Up
PFN2PU	Pull-Up	Pull-Up	Pull-Up	Pull-Up	Pull-Up	Pull-Up	Pull-Up
PFN1RES	Connect Resistor	Connect Resistor	Connect Resistor	Connect Resistor	Connect Resistor	Connect Resistor	Connect Resistor
PFN2RES	No Resistor	No Resistor	No Resistor	No Resistor	No Resistor	No Resistor	No Resistor
FG_OTP_ENA	1	1	1	1	1	1	1
HrvEn	0	1	0	0	0	0	0
GlbPsvEna	1	1	1	1	1	1	1
I2cTmoEn	1	1	0	1	1	0	1

FIELD	EV KIT	EV KIT WITH HARVESTER	MAX203 56A	MAX203 56C	MAX203 56D	MAX203 56F	MAX20356G
FactModeSel	11	11	11	11	11	00	11
RstModeSel	1	1	1	1	1	1	1
LDO2FItHP	0	0	0	0	0	0	0
LDO1FItHP	0	0	0	0	0	0	0
LSW3FItHP	0	0	0	0	0	0	0
LSW2FItHP	0	0	0	0	0	0	0
LSW1FItHP	0	0	0	0	0	0	0
BBFItHP	0	0	0	0	0	0	0
BCK3FItHP	0	0	0	0	0	0	0
BCK2FItHP	0	0	0	0	0	0	0
BCK1FItHP	0	0	0	0	0	0	0
LDO3FItHP	0	0	0	0	0	0	0
FGExtSense	Yes	Yes	Yes	No	No	Yes	No

### Register Defaults

[Table 7](#) shows the default values of all the registers.

**Table 7. I<sup>2</sup>C Direct Register Defaults**

PERIPHERAL ADDRESS	REGISTER ADDRESS	REGISTER NAME	EV KIT	EV KIT WITH HARVESTER	MAX20 356A	MAX20 356C	MAX20 356D	MAX20 356F	MAX20 356G
0x50	0x00	RevID	0x02	0x02	0x02	0x02	0x02	0x02	0x02
0x50	0x01	Status0	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x02	Status1	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x03	Status2	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x04	Status3	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x05	Status4	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x07	Int0	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x08	Int1	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x09	Int2	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x0A	Int3	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x0B	Int4	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x0C	Int5	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x0D	IntMask0	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x0E	IntMask1	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x0F	IntMask2	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x10	IntMask3	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x11	IntMask4	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x12	IntMask5	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x13	ILimCtrl1	0x35	0x35	0x3D	0x3D	0x3D	0xB6	0x3D

PERIPHERAL ADDRESS	REGISTER ADDRESS	REGISTER NAME	EV KIT	EV KIT WITH HARVESTER	MAX20356A	MAX20356C	MAX20356D	MAX20356F	MAX20356G
0x50	0x14	ILimCtrl2	0x63	0x63	0x63	0x60	0x60	0x21	0x60
0x50	0x16	DropCtrl	0x00	0x00	0x80	0x80	0x80	0x80	0x80
0x50	0x17	ChgCur0	0x46	0x46	0x45	0x30	0x30	0x05	0x30
0x50	0x18	ChgCur1	0x46	0x46	0x45	0x30	0x30	0x05	0x30
0x50	0x19	ChgCntl0	0xE4	0xE4	0xE2	0xE4	0xE4	0xE4	0xE4
0x50	0x1A	ChgCntl1	0x45	0x45	0x85	0x85	0x85	0xC0	0x85
0x50	0x1B	ChgCntl2	0x43	0x43	0x42	0x46	0x36	0x74	0x36
0x50	0x1C	ChgTmr	0xDA	0xDA	0x8A	0x8A	0x85	0x8E	0x85
0x50	0x1D	ChgCfg0	0x30	0x30	0x10	0x10	0x10	0x30	0x10
0x50	0x1E	ThmCfg0	0x18	0x18	0x18	0x18	0x18	0x18	0x18
0x50	0x1F	TmnCfg1	0xFF	0xFF	0xFF	0xFF	0xFF	0xFF	0xFF
0x50	0x20	ThmCfg2	0x00	0x00	0x00	0x00	0x00	0x23	0x00
0x50	0x21	ThmCfg3	0x24	0x24	0x24	0x24	0x24	0x24	0x24
0x50	0x22	ThmCfg4	0x2D	0x2D	0x2D	0x2D	0x2D	0x2D	0x2D
0x50	0x23	ThmCfg5	0x2D	0x2D	0x2D	0x2D	0x2D	0x2D	0x2D
0x50	0x24	ThmCfg6	0x2D	0x2D	0x2D	0x2D	0x2D	0x2D	0x2D
0x50	0x25	ThmCfg7	0xF1	0xF1	0xF1	0xF1	0xF1	0x43	0xF1
0x50	0x26	ChgCtr1	0x80	0x80	0x80	0x80	0x80	0x80	0x80
0x50	0x27	ChgCtr2	0x01	0x01	0x01	0x01	0x01	0x01	0x01
0x50	0x28	HrvBatCfg0	0x10	0x10	0x30	0x30	0x30	0xC2	0x30
0x50	0x29	MONCfg	0x10	0x10	0x10	0x10	0x10	0x10	0x10
0x50	0x2A	WDCntl	0x03	0x03	0x03	0x03	0x03	0x03	0x03
0x50	0x30	Buck1Eba	0xE0	0xE0	0xE0	0xE0	0xE0	0xE0	0xE0
0x50	0x31	Buck1Cfg0	0x50	0x50	0x50	0x50	0x50	0x50	0x50
0x50	0x32	Buck1Cfg1	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x33	Buck1Iset	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x34	Buck1VSet	0x3C	0x3C	0x34	0x1A	0x04	0x34	0x04
0x50	0x35	Buck1Ctr	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x36	Buck1DvsCfg0	0x20	0x20	0x20	0x20	0x20	0x20	0x20
0x50	0x37	Buck1DvsCfg1	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x38	Buck1DvsCfg2	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x39	Buck1DvsCfg3	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x3A	Buck1DvsCfg4	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x3B	Buck1DvsSpi	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x3C	Buck2Ena	0xE0	0xE0	0xE0	0x81	0x81	0xE0	0x81
0x50	0x3D	Buck2Cfg	0x51	0x51	0x50	0x50	0x50	0x50	0x50

PERIPHERAL ADDRESS	REGISTER ADDRESS	REGISTER NAME	EV KIT	EV KIT WITH HARVESTER	MAX20356A	MAX20356C	MAX20356D	MAX20356F	MAX20356G
0x50	0x3E	Buck2Cfg1	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x3F	Buck2Iset	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x40	Buck2VSet	0x34	0x34	0x34	0x22	0x37	0x22	0x37
0x50	0x41	Buck2Ctr	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x42	Buck2DvsCfg0	0x20	0x20	0x20	0x20	0x20	0x20	0x20
0x50	0x43	Buck2DvsCfg1	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x44	Buck2DvsCfg2	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x45	Buck2DvsCfg3	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x46	Buck2DvsCfg4	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x47	Buck2DvsSpi	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x48	Buck3Ena	0xE0	0xE0	0xE1	0x61	0x61	0xE0	0x61
0x50	0x49	Buck3Cfg	0x51	0x51	0x50	0x50	0x50	0x51	0x50
0x50	0x4A	Buck3Cfg1	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x4B	Buck3Iset	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x4C	Buck3VSet	0x36	0x36	0x38	0x1A	0x1B	0x36	0x1B
0x50	0x4D	Buck3Ctr	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x4E	Buck3DvsCfg0	0x20	0x20	0x20	0x20	0x20	0x20	0x20
0x50	0x4F	Buck3DvsCfg1	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x50	Buck3DvsCfg2	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x51	Buck3DvsCfg3	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x52	Buck3DvsCfg4	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x53	Buck3DvsSpi	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x54	BBstEna	0xE0	0xE0	0xE0	0xE0	0xE0	0xE0	0xE0
0x50	0x55	BBstCfg	0x05	0x05	0x05	0x05	0x05	0x05	0x05
0x50	0x56	BBstVSet	0x32	0x32	0x32	0x32	0x32	0x28	0x32
0x50	0x57	BBstIset	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x58	BBstCfg1	0x13	0x13	0x13	0x13	0x13	0x33	0x13
0x50	0x59	BBstCtr0	0x08	0x08	0x08	0x08	0x08	0x08	0x08
0x50	0x5A	LDO1Ena	0xE0	0xE0	0xE0	0xE0	0xE0	0xE0	0xE0
0x50	0x5B	LDO1Cfg	0x01	0x01	0x01	0x03	0x03	0x01	0x03
0x50	0x5C	LDO1VSet	0x00	0x00	0x09	0x09	0x09	0x09	0x09
0x50	0x5D	LDO1Ctr	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x5E	LDO2Ena	0xE0	0xE0	0xE1	0xE0	0xE0	0xE0	0xE0


PERIPHERAL ADDRESS	REGISTER ADDRESS	REGISTER NAME	EV KIT	EV KIT WITH HARVESTER	MAX20356A	MAX20356C	MAX20356D	MAX20356F	MAX20356G
0x50	0x5F	LDO2Cfg	0x01	0x01	0x01	0x01	0x03	0x01	0x03
0x50	0x60	LDO2VSet	0x15	0x15	0x18	0x18	0x09	0x17	0x09
0x50	0x61	LDO2Ctr	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x62	LDO3Ena	0xE0	0xE0	0xE0	0xE0	0xE1	0xE0	0xE1
0x50	0x63	LDO3Cfg	0x01	0x01	0x01	0x01	0x01	0x11	0x01
0x50	0x64	LDO3VSet	0x24	0x24	0x24	0x00	0x5C	0x22	0x5C
0x50	0x65	LDO3Ctr	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x66	LDO4Ena	0xE0	0xE0	0xE0	0xE0	0x41	0xE0	0x41
0x50	0x67	LDO4Cfg	0x83	0x83	0x03	0x03	0x03	0x03	0x03
0x50	0x68	LDO4Ctr	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x69	LSW1Ena	0xE0	0xE0	0xE0	0xE0	0xE0	0xE0	0xE0
0x50	0x6A	LSW1Cfg	0x01	0x01	0x01	0x01	0x01	0x03	0x01
0x50	0x6B	LSW1Ctr	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x6C	LSW2Ena	0xE0	0xE0	0xE0	0xE0	0xE0	0xE0	0xE0
0x50	0x6D	LSW2Cfg	0x01	0x01	0x01	0x01	0x01	0x03	0x01
0x50	0x6E	LSW2Ctr	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x6F	LSW3Ena	0xE0	0xE0	0xE0	0xE0	0xE0	0xE0	0xE1
0x50	0x70	LSW3Cfg	0x01	0x01	0x03	0x03	0x03	0x03	0x03
0x50	0x71	LSW3Ctr	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x72	MPC0Cfg	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x73	MPC1Cfg	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x74	MPC2Cfg	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x75	MPC3Cfg	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x76	MPC4Cfg	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x77	MPC5Cfg	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x78	MPC6Cfg	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x79	MPC7Cfg	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x7A	MPCltrSts	0x00	0x00	0x04	0x06	0x06	0x00	0x06
0x50	0x7B	BK1ltrCfg	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x7C	BK2ltrCfg	0x00	0x00	0x00	0x80	0x80	0x00	0x80
0x50	0x7D	BK3ltrCfg	0x00	0x00	0x80	0x80	0x80	0x00	0x80
0x50	0x7E	USBOKltrCfg	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x80	PFN	0x01	0x01	0x01	0x01	0x01	0x01	0x01
0x50	0x81	BootCfg	0xBB	0xBB	0xB9	0xB9	0xB9	0x8F	0xB9
0x50	0x82	PwrCfg	0x01	0x01	0x01	0x01	0x01	0x01	0x01
0x50	0x83	PwrCmd	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x84	MiscFunctions	0x04	0x04	0x04	0x04	0x06	0x02	0x06
0x50	0x86	LockMsk1	0xFF	0xFF	0xFF	0xFF	0xFF	0xFF	0xFF



PERIPHERAL ADDRESS	REGISTER ADDRESS	REGISTER NAME	EV KIT	EV KIT WITH HARVESTER	MAX20356A	MAX20356C	MAX20356D	MAX20356F	MAX20356G
0x50	0x87	LockMsk2	0xFF	0xFF	0xFF	0xFF	0xFF	0xFF	0xFF
0x50	0x89	LockMsk3	0xEF	0xEF	0xEF	0xEF	0xEF	0xEF	0xEF
0x50	0x8A	LockUnlock 1	0x00	0x00	0x55	0x00	0x00	0x00	0x00
0x50	0x8B	LockUnlock 2	0x00	0x00	0x55	0x00	0x00	0x00	0x00
0x50	0x8C	LockUnlock 3	0x00	0x00	0x55	0x00	0x00	0x00	0x00
0x50	0x8D	I2C_OTP_ADD	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x50	0x8E	I2C_OTP_DAT	—	—	—	—	—	—	—

## Typical Application Circuits

### Internal Sense Resistor Case



\*KELVIN CONNECT TO BATTERY CONNECTOR.

**NOTE:** ALL CAPACITANCE LISTED ARE EFFECTIVE CAPACITANCE AFTER DERATING.  
FOR SWITCHING REGULATORS, SEE THE CAPACITANCE SELECTION SECTION IN THE DETAILED DESCRIPTION  
FOR THE CORRESPONDING REGULATOR.

The diagram illustrates the MAX20356 integrated circuit and its external components. Key internal blocks include the MODEL GAUGE m5, Li+ BATTERY CHARGER WITH SMART POWER SELECTOR, CONTROL, and MONITOR MUX. External components include various capacitors (1µF, 10µF), inductors (2.2µH), resistors (RSENSE, RST, PFM2, PFM1, VBIAS, VBBST), and a 1.5W BUCK-BOOST converter. The diagram also shows the connection of the MAX20356 to a VRS (Voltage Reference Source) and a VIO (Input/Output) pin.

**\*KELVIN CONNECT TO RSENSE.**  
**\*\*KELVIN CONNECT TO BATTERY CONNECTOR.**

**NOTE:** ALL CAPACITANCE LISTED ARE EFFECTIVE CAPACITANCE AFTER DERATING.  
 FOR SWITCHING REGULATORS, SEE THE CAPACITANCE SELECTION SECTION IN THE DETAILED DESCRIPTION  
 FOR THE CORRESPONDING REGULATOR.

## Ordering Information

PART NUMBER	TEMP RANGE	PIN-PACKAGE
MAX20356AEWY+	-40°C to +85°C	63-WLP
MAX20356AEWY+T	-40°C to +85°C	63-WLP
MAX20356CEWY+	-40°C to +85°C	63-WLP
MAX20356CEWY+T	-40°C to +85°C	63-WLP
MAX20356DEWY+	-40°C to +85°C	63-WLP
MAX20356DEWY+T	-40°C to +85°C	63-WLP
MAX20356FEWY+	-40°C to +85°C	63-WLP
MAX20356FEWY+T	-40°C to +85°C	63-WLP
MAX20356GEWY+	-40°C to +85°C	63-WLP
MAX20356GEWY+T	-40°C to +85°C	63-WLP

+ Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

## Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	3/23	Initial release	—
1	4/24	Added description in RTC LDO section. Update BAT-SYS FET to CHGOUT-SYS FET. Update CSR1 10s. Update MiscFunc[2] OTP bit to MiscFunc[2] bit. Update BAT to SYS to CHGOUT to SYS. Update bit name WDTmr in Watchdog Timer section. Updated bits description in register map: SCLDO3, ChgTmr, ThmPUSel, ThmEn, HrvFreeMPC, MONCtr, LDO3_MPC_CNF, PwrCmd, MiscFunc[0], BBLck. Updated MiscFunc[1] values in Table 6. Add MAX20356CEWY+, MAX20356CEWY+T, MAX20356DEWY+, and MAX20356DEWY+T to Table 6, Table 7, and Ordering Information.	52, 61-69, 70, 74, 79, 88, 99, 114, 119, 121, 122, 152, 172, 173, 181-188, 191
2	6/24	Updated Internal Switchover for LDO1 Always-On Power and Fast Transient LDO section. Updated Figure 13-21. Updated NewReset/Key Press Feature section. Add MAX20356FEWY+, and MAX20356FEWY+T to Table 6, Table 7, and Ordering Information.	51, 61-69, 76, 181-188, 191
3	12/24	Updated <i>Peripheral Address</i> section. Updated OTP PASSWDx to PASSWDOTPx. Added MAX20356GEWY+ and MAX20356GEWY+T to Table 6, Table 7, and Ordering Information.	177,180-189,192

