Data Sheet

LT80604A, LT80605A

3V to 65V, 4A/5.5A Synchronous Step-Down Silent Switcher with 8µA Quiescent Current

FEATURES

- Silent Switcher® Architecture
  - Low EMI Emissions
  - Spread-Spectrum Frequency Modulation
- High Efficiency at High Frequency
  - Up to 94.5% at 400kHz, 24V_{IN} to 5V_{OUT}
  - Up to 93% at 1MHz, 24V_{IN} to 5V_{OUT}
- Pin Selectable Adjustable, Fixed 3.3V and 5V Output
- Low Quiescent Current Burst Mode Operation
  - 8µA I_Q Regulating 24V_{IN} to 5V_{OUT}
- On-the-Fly Mode Change Among Burst, Pulse Skip and Forced Continuous Mode
- Burst and Pulse Skipping Modes to Enable Enhanced Light-Load Efficiency
- Built-in Output-Voltage Monitoring and Die Temperature Monitoring with PG/T_J
- 200kHz to 3MHz Adjustable Switching Frequency with External Clock Synchronization
- 80V Transient-Input Tolerant (LT8060xAHV)
- Programmable Soft-Start and Tracking
- Small 17-Lead 3mm × 4mm QFN

APPLICATIONS

- Automotive and Industrial Supplies
- General Purpose Step-Down

GENERAL DESCRIPTION

The LT8060xA and LT8060xAHV step-down regulators feature the Silent Switcher architecture to minimize electromagnetic interference (EMI) emissions while delivering high efficiency at frequencies up to 3MHz. The LT80604A and LT80604AHV deliver up to 4A continuous current, while the LT80605A and LT80605AHV support up to 5.5A continuous current. A low 8µA quiescent current, with the output in full regulation, enables applications requiring high efficiency at light loads.

The LT8060xA and LT8060xAHV enable high V_{IN} to low V_{OUT} conversion at high frequency, featuring a production-tested fast minimum top switch on-time of 25ns (typ). An accurate enable threshold can be set using the EN/UV pin, and a resistor at the RT pin programs the switch frequency. In addition, the device features a PG/T_J pin that can be used to monitor either the status of the output voltage or the die temperature. The die temperature monitor allows direct measurement of the silicon die temperature, enabling a robust, and reliable power supply design.

GENERIC PART NUMBER	AbsMax V_{IN}
LT8060xA	70V
LT8060xAHV	80V

SIMPLIFIED APPLICATION DIAGRAM




Figure 1. Typical Application Circuit




Figure 2. Efficiency vs. Load Current

One Analog Way, Wilmington, MA 01887-2356, U.S.A. | Tel: 781.329.4700 | ©2026 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Features....1
Applications....1
General Description....1
Simplified Application Diagram....1
Revision History....3
Specifications....4
Absolute Maximum Ratings....7
Pin Configuration....8
Pin Description....8
Functional Diagram....11
Typical Performance Characteristics....12
Operation....20
Application Information....21
Low EMI PCB Layout....21
Mode Selection and External Clock Synchronization (SYNC/MODE)....21
Achieving Ultralow Quiescent Current (Burst Mode Operation)....22
Pulse-Skipping Mode....23
Forced Continuous Mode....23
Spread-Spectrum Mode....24
Setting the Switching Frequency....24
Operating Frequency Selection and Trade-Offs....25
High Duty Operation....25
Inductor Selection and Maximum Output Current....26
Input Capacitors....27
Output Capacitor and Output Ripple....27
FB Resistor Network....28
Ceramic Capacitors....30
BST Capacitor Selection....30
Enable Pin....31
$INTV_{cc}$ Regulator....31
Output Voltage Tracking and Soft Start....31
Output Power Good and Die Temperature Monitor....32
Overcurrent Protection (OCP)/Hiccup Mode....32
Reversed Input Protection....33

Thermal Considerations and Peak Output Current....33
Typical application circuits....35
Typical Application Circuit 5V Output....35
Typical Application Circuit 3.3V Output....36
Typical Application Circuit 12V Output....38
Typical Application Circuit 24V Output....38
Typical Application Circuit for Low EMI....39
Outline Dimensions....40
Ordering Guide....43

REVISION HISTORY

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	6/26	Initial release	—
1	7/26	Updated Ordering Guide	43
2	10/26	Updated Table 5, Figure 57, Figure 60, Ordering Guide	29, 34, 35, 37

SPECIFICATIONS

Table 1. Electrical Characteristics

(V_{IN} = $V_{EN/UV}$ = 48V, R_T = unconnected (f_{SW} = 400 kHz), C_{INTVCC} = 2.2µF, V_{GND} = V_{GND1} = V_{GND2} = $V_{BIAS/VOUT}$ = 0V, $V_{SYNC/MODE}$ = 0V , $V_{FB/Vos}$ = 0.84V, SW = TR/SS = PG/T_J = unconnected, V_{BST} to V_{SW} = 1.8V, T_J = −40°C to +150°C, unless otherwise noted. Typical values are at T_A = +25°C. All voltages are referenced to GND, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
INPUT SUPPLY (V_{IN})						
Input Voltage Range	V_{IN}		3		65	V
Input Shutdown Current	I_{IN-SH}	$V_{EN/UV}$ = 0V (T_A = T_J = +25°C) V_{IN} = 12V		0.75	1.5	µA
Input Quiescent Current	$I_{Q\ Burst\ Mode}$	Burst Mode, Not Switching		18		µA
		Burst Mode, Not Switching, V_{BIAS} = 5V		2		µA
	$I_{Q\ Pulse\ Skipping}$	Pulse-Skipping Mode, Not Switching		0.6	0.92	mA
		Pulse-Skipping Mode, Not Switching, V_{BIAS} = 5V		2.9		µA
	I_{Q_FCM}	Normal Switching Mode		13.5		mA
		Normal Switching Mode, V_{BIAS} = 5V		12		mA
Input UVLO	$V_{IN_UVLO_R}$	V_{IN} Rising	2.7	2.8	2.92	V
	$V_{IN_UVLO_F}$	V_{IN} Falling	2.45	2.55	2.66	V
ENABLE/UVLO (EN/UV)						
EN/UV Threshold	V_{ENR}	$V_{EN/UV}$ Rising	0.95	1	1.05	V
	V_{ENF}	$V_{EN/UV}$ Falling		0.9		V
EN/UV Input Leakage Current	I_{EN}	$V_{EN/UV}$ = 2V, T_A = T_J = +25°C	−50		+50	nA
$INTV_{CC}$						
$INTV_{CC}$ Output Voltage Range	V_{INTVCC}	3 ≤ V_{IN} ≤ 65V, I_{INTVCC} = 1mA	1.74	1.8	1.86	V
		V_{IN} = 3V, 1mA ≤ I_{INTVCC} ≤ 20mA	1.72	1.8	1.87	V
BIAS/V_{OUT}						
BIAS/V_{OUT} Operating Voltage Range			2.35		25	V
BIAS/V_{OUT} Switchover Threshold		V_{BIAS}/V_{OUT} Rising	2.24	2.30	2.35	V
		V_{BIAS}/V_{OUT} Falling	2.135	2.2	2.25	V
BIAS/V_{OUT} Shutdown Current		$V_{EN/UV}$ = 0V, V_{BIAS}/V_{OUT} = 12V		0		µA
BIAS/V_{OUT} Current Consumption		V_{BIAS}/V_{OUT} = 3.3V, f_{SW} = 2MHz		13		mA
POWER MOSFETS						
High-Side NMOS On-Resistance	R_{DS-ONH}	I_{SW} = 1A, Sourcing		65	135	mΩ
Low-Side NMOS On-Resistance	R_{DS-ONL}	I_{SW} = 1A, Sinking		32	70	mΩ

(V_{IN} = $V_{EN/UV}$ = 48V, R_T = unconnected (f_{SW} = 400 kHz), C_{INTVCC} = 2.2µF, V_{GND} = V_{GND1} = V_{GND2} = $V_{BIAS/VOUT}$ = 0V, $V_{SYNC/MODE}$ = 0V , $V_{FB/Vos}$ = 0.84V, SW = TR/SS = PG/T_J = unconnected, V_{BST} to V_{SW} = 1.8V, T_J = −40°C to +150°C, unless otherwise noted. Typical values are at T_A = +25°C. All voltages are referenced to GND, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SW Leakage Current	I_{SW_LKG}	V_{IN} = 65V, V_{SW} = 0V, 65V, T_A = T_J = +25°C	−5.5		5.5	µA
TRACKING and SOFT-START (TR/SS)						
Charging Current	I_{SS}	$V_{TR/SS}$ = 0.3V	4.675	5	5.3	µA
TR/SS Pull-Down Resistance		Fault Condition, TR/SS = 0.1V		4		Ω
FEEDBACK (FB)						
FB Regulation Voltage	V_{FB-REG}		0.792	0.8	0.808	V
BIAS/V_{OUT} Regulation Voltage		$V_{FB/Vos}$ = $INTV_{CC}$	4.95	5	5.05	V
		$V_{FB/Vos}$ = FLOAT	3.26	3.3	3.33	V
FB/V_{OS} Input Bias Current	I_{FB}	$V_{FB/Vos}$ = 1V (T_A = T_J = +25°C)	−50		+50	nA
SYNC/MODE						
MODE Threshold	$V_{SYNC/MODE-Float}$	SYNC/MODE = Float	0.835		0.935	V
	$V_{SYNC/MODE-High}$		1.3			V
	$V_{SYNC/MODE-Low}$				0.5	V
SYNC Frequency Capture Range	f_{SYNC}	f_{SW} set by R_T	1 x f_{SW}		1.4 x f_{SW}	kHz
Minimum SYNC High Pulse Width			66			ns
Minimum SYNC Low Pulse Width			66			ns
CURRENT LIMIT						
Peak Current-Limit Threshold	$I_{PEAK-LIMIT}$	LT80604A and LT80604AHV	5.35	6.3	7.2	A
		LT80605A and LT80605AHV	7.05	8.3	9.25	A
Bottom Power NMOS Current Limit		LT80604A and LT80604AHV		4.6		A
		LT80605A and LT80605AHV		5.8		
Valley Current-Limit Threshold	$I_{VALLEY-LIMIT}$	Pulse Skipping, Burst Mode		70		mA
		FCM		−3.86		A
I_{LIM} Blanking Before Device Enters HICCUP	$T_{ILIMBLANK}$[2]			20		ms
HICCUP Timeout[2]				130		ms
R_T						
Switching Frequency	f_{SW}	R_T = 78.7kΩ	175	205	237	kHz
		R_T = Open	370	400	435	kHz
		R_T = 24.9kΩ	760	800	864	kHz
		R_T = $INTV_{CC}$	1910	2100	2250	kHz
		R_T = 5.23kΩ	2780	3000	3325	kHz
Minimum On-Time	t_{ON-MIN}	All Modes, I_{OUT} = 1A		25	40	ns

(V_{IN} = $V_{EN/UV}$ = 48V, R_T = unconnected (f_{SW} = 400 kHz), C_{INTVCC} = 2.2µF, V_{GND} = V_{GND1} = V_{GND2} = $V_{BIAS/VOUT}$ = 0V, $V_{SYNC/MODE}$ = 0V , $V_{FB/Vos}$ = 0.84V, SW = TR/SS = PG/T_J = unconnected, V_{BST} to V_{SW} = 1.8V, T_J = −40°C to +150°C, unless otherwise noted. Typical values are at T_A = +25°C. All voltages are referenced to GND, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Minimum Off-Time	$t_{OFF-MIN}$	All Modes, $V_{IN} \geq V_{IN(MIN)}$		160	190	ns
Maximum HS On-Time		All Modes		15		µs
Spread-Spectrum Modulation Frequency Range	Δf_{SSFM}	LT8060xAAFOA/VY+ and LT8060xAAFOAH/VY+ Only		20		%
Spread-Spectrum Modulation Frequency	f_{SSFM}	LT8060xAAFOA/VY+ and LT8060xAAFOAH/VY+ Only		12		kHz
PG/T_J (OUTPUT VOLTAGE MONITOR OPERATION)						
PG/T_J Output Leakage Current	I_{PGLKG}	T_A = T_J = +25°C, $V_{PG/TJ}$ = 5.5V	−50		50	nA
PG/T_J Upper Threshold Offset from V_{FB}/V_{OS}	V_{FB-OV}	V_{FB} Rising	8	10	12	%
PG/T_J Lower Threshold Offset from V_{FB}/V_{OS}	V_{FB-UV}	V_{FB} Falling	−11	−8.5	−6.5	%
PG/T_J Delay after FB/V_{OS} Reaches 93% Regulation				200		µs
PG/T_J Pull-Down Resistance					60	Ω
PG/T_J (DIE TEMPERATURE MONITOR OPERATION)						
PG/T_J Pin Voltage	V_{T25}	T_A = +25°C; PG/T_J = 20kΩ, Connected to GND	580	595	610	mV
PG/T_J Pin Voltage Variation with Respect to Die Temperature	dV_{TJ}/dT			2		mV/°C
THERMAL SHUTDOWN (TEMP)						
Thermal Shutdown Threshold		Temperature Rising		175		°C
Thermal Shutdown Hysteresis				10		°C

1 Electrical specifications are production tested at T_A = +25°C. Specifications over the entire operating temperature range are guaranteed by design and characterization. The device is designed for continuous operation up to T_J = 125°C for 95,000 hours and T_J = 150°C for 5,000 hours.

2 See the *Overcurrent Protection (OCP)/Hiccup Mode* section for more details.

ABSOLUTE MAXIMUM RATINGS

T_A = 25°C, unless otherwise specified.

Table 2. Absolute Maximum Ratings

PARAMETER	RATING
V_{IN1}, V_{IN2}, V_{IN} to GND (LT8060xA)	−0.3V to +70V
V_{IN1}, V_{IN2}, V_{IN} to GND (LT8060xAHV)	−0.3V to +80V
EN/UV to GND	−0.3V to (V_{IN} + 0.3V)V
SW to GND (DC)	−0.3V to (V_{IN} + 0.3V) V
SW to GND (LT8060xA) (AC, less than 10ns transient)	(V_{IN} + 0.3V) to Min (V_{IN} + 5V, 70V)
SW to GND (LT8060xA) (AC, less than 20ns transient)	-3V to -0.3V
SW to GND (LT8060xAHV) (AC, less than 10ns transient)	(V_{IN} + 0.3V) to Min (V_{IN} + 5V, 80V)
SW to GND (LT8060xAHV) (AC, less than 20ns transient)	-3V to -0.3V
BIAS/V_{OUT} to GND	−14V to +26.5V
BST to GND	−0.3V to +72.2 V
BST to SW	−0.3V to +2.2 V
BST to $INTV_{CC}$ (LT8060xA)	−0.3V to +70 V
BST to $INTV_{CC}$(LT8060xAHV)	−0.3V to +80 V
FB/V_{OS}, TR/SS, $INTV_{CC}$, R_T to GND	−0.3V to +2.2V
PG/T_J to GND	−0.3V to +6V
GND1/GND2 to GND	−0.3V to 0.3V
SYNC/MODE to GND	−0.3V to +6V
SW Total RMS current	8.5A
Output Short-Circuit Duration	Continuous
Operating Temperature Range[1]	−40°C to +150°C
Junction Temperature	+150°C
Storage Temperature Range	−65°C to +150°C
Lead Temperature Soldering, 10s	+300°C
Soldering Temperature (Reflow)	+260°C

[1] Junction temperature greater than +125°C degrades operating lifetimes.

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

PIN CONFIGURATION




Figure 3. LT8060xA and LT8060xAHV Pin Configuration

PIN DESCRIPTION

Table 3. Pin Descriptions

PIN	NAME	DESCRIPTION
1	GND	LT8060xA and LT8060xAHV Ground Pin. Connect this pin to the system ground and the ground plane.
2	BST	Boot Strap Capacitor Pin. This pin provides a drive voltage higher than the input voltage to the high-side n-channel metal-oxide semiconductor (NMOS). The boost capacitor between the BST and SW pins should be placed as close as possible to the IC. See the *BST Capacitor Selection* section for more details.
3	V_{IN1}	Power Supply Input Pin. The LT8060xA and LT8060xAHV require two 0.1µF small input bypass capacitors. One 0.1µF capacitor should be placed between V_{IN1} (pin 3) and GND1 (pin 4). A second 0.1µF capacitor should be placed between V_{IN2} (pin 9) and GND2 (pin 8). These capacitors must be placed as close as possible to the LT8060xA, LT8060xAHV. A third, larger capacitor of 4.7µF or more should be placed close to the LT8060xA and LT8060xAHV, with the positive terminal connected to V_{IN1} and V_{IN2}, and the negative terminal connected to ground. See the *Application Information* section for the sample layout.

PIN	NAME	DESCRIPTION
4, 5	GND1	Power Switch Ground. This pin is the return path of the internal bottom-side power switch. The negative terminal of the input capacitor should be placed as close as possible to the GND1 pins. Also, be sure to tie GND1 to the ground plane. See the *Application Information* section for the sample layout.
6	SW	Switching Node Pin. Connect SW to the bootstrap capacitor and to the switching side of the inductor. This node should be kept small on the PCB for good performance and low EMI.
7, 8	GND2	Power Switch Ground. This pin is the return path of the internal bottom-side power switch. Also, be sure to tie GND2 to the ground plane. See the *Application Information* section for sample layout.
9	V_{IN2}	Power Supply Input Pin. The LT8060xA and LT8060xAHV require two 0.1µF small input bypass capacitors. One 0.1µF capacitor should be placed between V_{IN1} (pin 3) and GND1 (pin 4). A second 0.1µF capacitor should be placed between V_{IN2} (pin 9) and GND2 (pin 8). These capacitors must be placed as close as possible to the LT8060xA and LT8060xAHV. A third, larger capacitor of 4.7µF or more should be placed close to the LT8060xA and LT8060xAHV, with the positive terminal connected to V_{IN1} and V_{IN2} and the negative terminal connected to ground. See the *Application Information* section for the sample layout.
10	EN/UV	Enable/Undervoltage Lockout Pin. The LT8060xA and LT8060xAHV are shut down when this pin is low and active when this pin is high. The enable threshold voltage is 1V rising and 0.9V falling. Tie this pin to V_{IN} if the shutdown feature is not required. An external resistor divider from V_{IN} can be used to program a V_{IN} threshold, below which the LT8060xA and LT8060xAHV shut down.
11	BIAS/V_{OUT}	External Bias input for LDO. Connect the BIAS/V_{OUT} pin to the converter output voltage node for output voltages ranging from 2.35V to 24V for improved efficiency. If this pin is tied to a supply other than V_{OUT}, use a 1µF local bypass capacitor on this pin. Connect the BIAS/V_{OUT} pin to the GND when this feature is not used. The BIAS/V_{OUT} pin should be tied to V_{OUT} for programming the internal 5V or 3.3V output. See the *INTVcc Regulator* section for more details.
12	FB/V_{OS}	Output Feedback/Fixed Output Voltage Selection Pin. Output is sensed and regulated through this pin when a resistor divider is connected to this pin from V_{OUT} to GND. This pin can also be used to select the internal V_{OUT} options by either connecting it to $INTV_{CC}$ or leaving it floating. Choose the maximum value of R_{FB-TOP} and $R_{FB-BOTTOM}$ such that maximum effective impedance at FB/V_{OS} is less than 160kΩ.
13	R_T	Switching Frequency Programming Input Pin. A resistor is tied between R_T and ground to set the switching frequency between 200kHz and 3MHz. Leave the R_T pin floating to program the device to 400kHz. Connect the R_T pin to $INTV_{CC}$ for program the device to 2100kHz.
14	TR/SS	Output Tracking and Soft-Start Pin. This pin allows control of the output voltage ramp rate during start-up. A TR/SS voltage below the internal reference voltage of 0.8V forces the LT8060xA and LT8060xAHV to regulate the feedback node equal to the TR/SS pin voltage. When the TR/SS voltage is above the internal reference voltage of 0.8V, the tracking function is disabled, and the internal reference resumes control of the error amplifier. An internal 5µA pull-up current from $INTV_{CC}$ on this pin allows a capacitor to program the output voltage slew

PIN	NAME	DESCRIPTION
		rate. This pin is pulled to ground with an internal 4Ω MOSFET during shutdown and fault conditions; use a series resistor if driving it from a low-impedance output.
15	SYNC/MODE	Mode Selection Input/ External Clock Synchronization Input Pin. This pin programs four different operating modes: 1. Burst Mode. Tie this pin to GND for Burst Mode operation at light loads. This results in ultra-low quiescent current. 2. Pulse-skipping mode. Leave this pin unconnected for pulse-skipping mode. This mode offers full-frequency operation down to low output loads before pulse skipping occurs. 3. Forced continuous mode (FCM). This mode offers fast transient response and full-frequency operation over a wide load range. Tie this pin to $INTV_{CC}$ or a voltage more than 1.3V for FCM. 4. Synchronization mode. Drive this pin with a clock source to synchronize to an external frequency. During synchronization, the part operates in forced-continuous mode. See the *Mode Selection and External Clock Synchronization (SYNC/MODE)* section for more details.
16	PG/T_J	Open-Drain Status Output/ Die Temperature Monitor Output Pin. The output voltage status can be monitored by connecting the PG/T_J pin to a power supply through a pull-up resistor. The PG/T_J output is driven low if the feedback node voltage falls below 91.5% or increases above 110% of the internal reference voltage (0.8V). PG/T_J goes high after a delay of 200µs whenever the feedback node voltage reaches within +10%/−8% of the internal reference voltage (0.8V). The PG/T_J pin can also be used to monitor the die temperature of the device by connecting a 20kΩ resistor from the PG/T_J pin to GND. See the *Output Power Good and Die Temperature Monitor* section for more details. During fault conditions such as thermal shutdown, V_{IN} UVLO, and V_{CC} UVLO, this pin is pulled low, and die temperature monitoring is not supported. Die temperature monitoring is also not supported during low I_Q Burst Mode.
17	$INTV_{CC}$	1.8V Linear Regulator Output Pin. The internal power drivers and control circuits are powered from this voltage. Decouple this pin to GND with at least a 2.2µF low ESR ceramic capacitor placed close to the IC. Do not load the $INTV_{CC}$ pin with external circuitry. See the *INTVcc Regulator* section for more details.
—	EP	Exposed Pad. Internally connected to the V_{IN1} and V_{IN2} pins. Always connect the EP to the V_{IN1} and V_{IN2} pins on the PCB using a plane. Refer to the LT80605A evaluation board user guide for a layout example.

FUNCTIONAL DIAGRAM




Figure 4. LT8060xA and LT8060xAHV Functional Diagram

TYPICAL PERFORMANCE CHARACTERISTICS

(V_{IN} = $V_{EN/UV}$ = 24V, C_{INTVCC} = 2.2µF, V_{GND} = V_{GND1} = V_{GND2} = 0V, V_{BIAS}/V_{OUT} = V_{OUT}, C_{SS} = 8.2nF, T_A = +25°C, unless otherwise noted.)




Figure 5. LT80605A Efficiency vs. Load Current (See Figure 59, Typical Application Circuit)




Figure 6. LT80605A Efficiency vs. Load Current (See Figure 59, Typical Application Circuit)




Figure 7. LT80605A Efficiency vs. Load Current (See Figure 59, Typical Application Circuit)




Figure 8. LT80605A Efficiency vs. Load Current (See Figure 61, Typical Application Circuit)




Figure 9. LT80605A Efficiency vs. Load Current (See Figure 61, Typical Application Circuit)




Figure 10. LT80605A Efficiency vs. Load Current (See Figure 61, Typical Application Circuit)

(V_{IN} = $V_{EN/UV}$ = 24V, C_{INTVCC} = 2.2µF, V_{GND} = V_{GND1} = V_{GND2} = 0V, V_{BIAS}/V_{OUT} = V_{OUT}, C_{SS} = 8.2nF, T_A = +25°C, unless otherwise noted.)




Figure 11.LT80605A Efficiency vs. Load Current (See Figure 62, Typical Application Circuit)




Figure 12.LT80605A Efficiency vs. Load Current (See Figure 62, Typical Application Circuit)




Figure 13.LT80605A Efficiency vs. Load Current (See Figure 62, Typical Application Circuit)




Figure 14.LT80605A Efficiency vs. Load Current (See Figure 65, Typical Application Circuit)




Figure 15.LT80605A Efficiency vs. Load Current (See Figure 65, Typical Application Circuit)




Figure 16.LT80605A Efficiency vs. Load Current (See Figure 65, Typical Application Circuit)

(V_{IN} = $V_{EN/UV}$ = 24V, C_{INTVCC} = 2.2µF, V_{GND} = V_{GND1} = V_{GND2} = 0V, V_{BIAS}/V_{OUT} = V_{OUT}, C_{SS} = 8.2nF, T_A = +25°C, unless otherwise noted.)




Figure 17. LT80605A Efficiency vs. Load Current (See Figure 66, Typical Application Circuit)




Figure 18. LT80605A Efficiency vs. Load Current (See Figure 66, Typical Application Circuit)




Figure 19. LT80605A Efficiency vs. Load Current (See Figure 66, Typical Application Circuit)




Figure 20. LT80604A Efficiency vs. Load Current (See Figure 59, Typical Application Circuit)




Figure 21. LT80604A Efficiency vs. Load Current (See Figure 59, Typical Application Circuit)




Figure 22. LT80604A Efficiency vs. Load Current (See Figure 59, Typical Application Circuit)

(V_{IN} = $V_{EN/UV}$ = 24V, C_{INTVCC} = 2.2µF, V_{GND} = V_{GND1} = V_{GND2} = 0V, V_{BIAS}/V_{OUT} = V_{OUT}, C_{SS} = 8.2nF, T_A = +25°C, unless otherwise noted.)




Figure 23.LT80604A Efficiency vs. Load Current (See Figure 61, Typical Application Circuit)




Figure 24.LT80604A Efficiency vs. Load Current (See Figure 61, Typical Application Circuit)




Figure 25.LT80604A Efficiency vs. Load Current (See Figure 61, Typical Application Circuit)




Figure 26.LT80604A Efficiency vs. Load Current (See Figure 62, Typical Application Circuit)




Figure 27.LT80604A Efficiency vs. Load Current (See Figure 62, Typical Application Circuit)




Figure 28.LT80604A Efficiency vs. Load Current (See Figure 65, Typical Application Circuit)

(V_{IN} = $V_{EN/UV}$ = 24V, C_{INTVCC} = 2.2µF, V_{GND} = V_{GND1} = V_{GND2} = 0V, V_{BIAS}/V_{OUT} = V_{OUT}, C_{SS} = 8.2nF, T_A = +25°C, unless otherwise noted.)




Figure 29.LT80604A Efficiency vs. Load Current (See Figure 65, Typical Application Circuit)




Figure 30.LT80604A Efficiency vs. Load Current (See Figure 65, Typical Application Circuit)




Figure 31.LT80605A Output Voltage vs. Load Current (See Figure 59, Typical Application Circuit)




Figure 32.LT80605A Output Voltage vs. Load Current (See Figure 62, Typical Application Circuit)




Figure 33.LT80605A Output Voltage vs. Load Current (See Figure 65, Typical Application Circuit)




Figure 34. LT80605A Start-up/Shutdown Through EN/UV (See Figure 59, Typical Application Circuit)

(V_{IN} = $V_{EN/UV}$ = 24V, C_{INTVCC} = 2.2µF, V_{GND} = V_{GND1} = V_{GND2} = 0V, V_{BIAS}/V_{OUT} = V_{OUT}, C_{SS} = 8.2nF, T_A = +25°C, unless otherwise noted.)




Figure 35. LT80605A Output Short
(See Figure 59, Typical Application Circuit)




Figure 36. Steady State Switching Waveform
(See Figure 59, Typical Application Circuit)




Figure 37. Steady State Switching Waveform
(See Figure 59, Typical Application Circuit)




Figure 38. Steady State Switching Waveform
(See Figure 59, Typical Application Circuit)




Figure 39. Steady State Switching Waveform
(See Figure 59, Typical Application Circuit)




Figure 40. External Clock Synchronization
(See Figure 59, Typical Application Circuit)

(V_{IN} = $V_{EN/UV}$ = 24V, C_{INTVCC} = 2.2µF, V_{GND} = V_{GND1} = V_{GND2} = 0V, V_{BIAS}/V_{OUT} = V_{OUT}, C_{SS} = 8.2nF, T_A = +25°C, unless otherwise noted.)




Figure 41. Load Current Stepped from 10mA to 1.8A (See Figure 59, Typical Application Circuit)




Figure 42. Load Current Stepped from 3.7A to 5.5A (See Figure 59, Typical Application Circuit)




Figure 43. Load Current Stepped from 10mA to 1.8A (See Figure 59, Typical Application Circuit)




Figure 44. Load Current Stepped from 10mA to 1.8A (See Figure 59, Typical Application Circuit)




Figure 45. Gain/Phase vs. Frequency (See Figure 59, Typical Application Circuit)




Figure 46. Gain/Phase vs. Frequency (See Figure 62, Typical Application Circuit)

(V_{IN} = $V_{EN/UV}$ = 24V, C_{INTVCC} = 2.2µF, V_{GND} = V_{GND1} = V_{GND2} = 0V, V_{BIAS}/V_{OUT} = V_{OUT}, C_{SS} = 8.2nF, T_A = +25°C, unless otherwise noted.)




Figure 47.LT80605A CISPR 25 Conducted Emission Test with Class 5 Peak Limits (See Figure 67, Typical Application Circuit)




Figure 48. LT80605A CISPR 25 Radiated Emission Test with Class 5 Peak Limits (See Figure 67, Typical Application Circuit)




Figure 49. LT80605A CISPR 25 Conducted Emission Test with Class 5 Peak Limits (See Figure 68, Typical Application Circuit)




Figure 50. LT80605A CISPR 25 Radiated Emission Test with Class 5 Peak Limits (See Figure 68, Typical Application Circuit)

OPERATION

The LT8060xA and LT8060xAHV are monolithic, constant-frequency, current-mode, step-down DC/DC converter. The LT80604A and LT80604AHV deliver up to 4A continuous current, while the LT80605A and LT80605AHV support up to 5.5A continuous current. An oscillator, whose frequency is set by a resistor on the R_T pin, turns on the internal top power switch at the beginning of each clock cycle. The current in the inductor then increases until the top switch current comparator trips and turns off the top power switch. The peak inductor current at which the top switch turns off is controlled by the voltage on the internal V_C node. The error amplifier servos the V_C node by comparing the feedback node voltage with an internal 0.8V reference. When the load current increases, it causes a reduction in the feedback node voltage relative to reference, leading the error amplifier to raise the V_C voltage until the average inductor current matches the new load current. When the top power switch turns off, the synchronous power switch turns on until the next clock cycle begins, or in Burst Mode and pulse-skip mode, until the inductor current falls to zero. If overload conditions result in the top switch turning off by a peak current limit event, 7.05A (typ) for LT80604A and LT80604AHV, and 8.3A (typ) for LT80605A and LT80605AHV, the synchronous low-side power switch turns on and remains on until the current through the synchronous low-side switch current returns to a safe level: 4.6A (typ) for LT80604A and LT80604AHV, and 5.8A (typ) for LT80605A and LT80605AHV. If the current returns to a safe level within the same clock cycle, then the low-side switch remains on for the remainder of the clock cycle.

If the EN/UV pin is below the true shutdown voltage (0.45V), the LT8060xA and LT8060xAHV shut down and draw 0.75µA from the input. When the EN/UV pin is above 1V, the switching regulator becomes active.

To optimize efficiency at light loads, the LT8060xA and LT8060xAHV operate in Burst Mode operation in light load situations. Between bursts, all circuitry associated with controlling the output switch is shut down, reducing the input supply current consumed by the device. In a typical application, 8µA is consumed from the input supply when regulating with no load. The SYNC/MODE pin is connected to GND to program Burst Mode operation and should be left unconnected to program pulse-skipping mode. For forced continuous mode (FCM), the SYNC/MODE pin should be tied to $INTV_{CC}$ or a voltage greater than 1.3V. If a clock is applied to the SYNC/MODE pin, the device synchronizes to an external clock frequency and operates in forced continuous mode.

While in pulse-skipping mode, the oscillator operates continuously and positive SW transitions are aligned to the clock. During light loads, switch pulses are skipped to regulate the output, and the quiescent current is several hundred µA.

The LT8060xA and LT8060xAHV can operate in forced continuous mode (FCM) for fast transient response and full-frequency operation over a wide load range. When in FCM, the oscillator operates continuously, and positive SW transitions are aligned to the clock. Negative inductor current is allowed. The LT8060xA and LT8060xAHV can sink current from the output and return this charge to the input in this mode, thereby improving load-step transient response.

To improve EMI performance, the LT8060xA and LT8060xAHV offer spread-spectrum mode. This feature varies the clock with a triangular frequency modulation of +20%. For example, if the frequencies of the LT8060xA and LT8060xAHV are programmed to switch at 2MHz, the spread-spectrum mode modulates the oscillator between 2MHz and 2.4MHz.

To improve efficiency across all loads, the supply current to internal circuitry can be sourced from the $BIAS/V_{OUT}$ pin when it is biased at 2.35V or above. Else, the internal circuitry draws current from V_{IN}. The $BIAS/V_{OUT}$ pin should be connected to V_{OUT} if the outputs of the LT8060xA and LT8060xAHV are programmed at 2.35V to 25V.

Comparators monitoring the FB node voltage pull the PG/T_J pin low if the output voltage varies by more than +10% or −8% (typical) from the set point, or if a fault condition is present. In addition, the device features a die temperature monitor that directly measures the silicon die temperature, instead of relying on theoretical estimation, thus enabling robust, reliable power supply design.

APPLICATION INFORMATION

Low EMI PCB Layout

The LT8060xA and LT8060xAHV are specifically designed to minimize EMI emissions and maximize efficiency when switching at high frequencies. For optimal performance, the LT8060xA and LT8060xAHV require the use of multiple V_{IN} bypass capacitors.

Two small 0.1µF capacitors should be placed as close as possible to the LT8060xA and LT8060xAHV. One capacitor should be tied to V_{IN1} (pin 3) and GND1 (pin 4). A second capacitor should be tied to V_{IN2} (pin 9) and GND2 (pin 8). A third capacitor with a larger value, 4.7µF or higher, should be placed near V_{IN1} or V_{IN2}.

See *Figure 51* for a recommended PCB layout. For more details and PCB design files, refer to the evaluation board guide for the LT8060xA and LT8060xAHV. Note that large switched currents flow in the LT8060xA and LT8060xAHV V_{IN1}, V_{IN2}, GND1, and GND2 pins, as well as the input capacitors (C_{IN1}, C_{IN2}). The loops formed by the input capacitors should be as small as possible by placing the capacitors adjacent to the $V_{IN1/2}$ and GND1/2 pins. Capacitors with small case size, such as 0603, are optimal due to the lowest parasitic inductance.

The input capacitors, along with the inductor and output capacitors, should be placed on the same side of the circuit board, and their connections should be made on that layer. Place a local, unbroken ground plane under the application circuit on the layer closest to the surface layer. The SW and BST nodes should be as small as possible.

Finally, keep the FB/V_{OS} and R_T nodes small so that the ground traces shield them from the SW and BST nodes. A bypass capacitor for the $INTV_{CC}$ pin should also be placed close to the pin to reduce the effects of trace impedance. To keep thermal resistance low, extend the ground plane from GND1 and GND2 as much as possible, and add thermal vias to additional ground planes within the circuit board and on the bottom side.

Mode Selection and External Clock Synchronization (SYNC/MODE)

The LT8060xA and LT8060xAHV support forced continuous mode (FCM), Burst (ultralow quiescent current) mode, and pulse-skipping modes of operation. The device enters the programmed mode of operation based on the setting of the MODE/SYNC pin. If the MODE/SYNC pin is high (> $V_{SYNC/MODE-High}$), the device operates in a constant-frequency FCM mode at all loads. If the MODE/SYNC pin is low (< $V_{SYNC/MODE-Low}$), the device operates in Burst Mode at light loads. If the MODE/SYNC pin is left open, the device operates in pulse-skip mode at light loads. The device supports on-the-fly mode change. When there is a state transition on the MODE/SYNC pin, the device waits for 60µs and transitions into the mode based on the MODE/SYNC pin voltage at the end of the 60µs period. During sleep mode, a transition can be detected only at the next $I_{PK-BURST}$ pulse.

The MODE/SYNC pin can also be used to synchronize the internal oscillator of the device to an external clock in all the three modes of operation. To synchronize the LT8060xA and LT8060xAHV oscillators to an external frequency, connect a square wave to the SYNC/MODE pin. The square wave amplitude should have valleys below 0.5V and peaks above 1.3V (up to 5V). The external clock frequency must be between 1.0 x f_{SW} and 1.4 x f_{SW}, where f_{SW} is the programmed switching frequency. When an external clock is applied to the MODE/SYNC pin, if eight or more external clock rising edges are detected in 60µs, the device operates in FCM mode, and the internal oscillator frequency changes to the external clock frequency at the end of the 60µs period. When the external clock is removed, the device continues to operate in FCM mode for 60µs and enters a mode based on the SYNC/MODE pin status. The external clock logic high and low pulse widths should be more than 66ns. When the LT8060xA and LT8060xAHV are synchronized to an external clock, spread spectrum is disabled.

Achieving Ultralow Quiescent Current (Burst Mode Operation)

To enhance efficiency at light loads, the LT8060xA and LT8060xAHV operate in low-ripple Burst Mode operation, which keeps the output capacitor charged to the desired output voltage while minimizing the input quiescent current and output voltage ripple. In Burst Mode operation, the LT8060xA and LT8060xAHV deliver single small pulses of current to the output capacitor, followed by sleep periods where the output power is supplied by the output capacitor.




Figure 51. Recommended PCB Layout for the LT8060xA and LT8060xAHV

In a typical application circuit, the quiescent current can be reduced by connecting the V_{OUT} to the BIAS/V_{OUT} pin. When in sleep mode, the LT8060xA and LT8060xAHV draw 18µA (typ) from the BIAS/V_{OUT} pin and 2µA (typ) from the input supply at V_{IN} = 24V. The total current consumed from the input, when the converter is not switching, is approximately given by the following equation:

$$I_{QB} = 18\mu A \times \left(\frac{V_{OUT}}{V_{IN}}\right) \times \left(\frac{1}{\eta}\right) + 2\mu A + I_{FB} \quad (1)$$

Input referred FB resistor divider current (I_{FB}) can be calculated using formulations in the *FB Resistor Network* section. For a 5V application with V_{IN} = 24V, $I_{FB} \cong 1\mu A$, and light load efficiency (η) = 85%, the quiescent current is close to 8µA.

As the output load decreases, the frequency of single current pulses decreases (see *Figure 52*), and the percentage of time the LT8060xA and LT8060xAHV are in sleep mode increases, maintaining higher efficiency even at lighter loads. In sleep mode, most of the internal blocks are turned off to minimize quiescent current. The current in the feedback resistor divider must be minimized to improve the quiescent current performance.

To achieve higher light load efficiency, more energy must be delivered to each Burst Mode pulse, such that the LT8060xA and LT8060xAHV can stay in sleep mode longer between each pulse. This can be achieved using a larger-value inductor and should be considered independent of switching frequency when choosing an inductor. For example, while a lower inductor value is typically used for a high-switching-frequency application, if high light-load efficiency is desired, a higher inductor value should be selected. See the curve in *Typical Performance Characteristics*.

In Burst Mode operation, the current limit of the top switch is approximately 1A, resulting in low output voltage ripple. Increasing the output capacitance decreases the output ripple proportionally. As the load ramps upward from zero, the switching frequency increases, but only up to the switching frequency programmed by the resistor at the R_T pin, as shown in *Figure 52*.

The output load at which the LT8060xA and LT8060xAHV reach the programmed frequency varies based on input voltage, output voltage, and inductor selection. To select low-ripple Burst Mode operation, connect the SYNC/MODE pin to GND.




Figure 52. Output Current vs. Switching Frequency

Pulse-Skipping Mode

The pulse-skipping mode of operation features a constant frequency operation down to light loads. In pulse-skipping mode, inductor current is not allowed to go negative. In this mode, much of the internal circuitry is always awake, increasing the quiescent current to several hundred µA. Pulse-skip operation offers efficiency performance that lies between FCM and Burst Modes. The output voltage ripple in pulse-skip mode is lower compared to Burst Mode and comparable with FCM mode. To program pulse-skipping mode, leave the SYNC/MODE pin unconnected.

Forced Continuous Mode

In FCM mode, the inductor current is allowed to go negative. FCM operation provides constant-frequency operation at all loads and is useful in applications sensitive to switching frequency. However, the FCM mode of operation gives lower efficiency at light loads compared to the Burst and pulse-skipping modes of operation. The LT8060xA and LT8060xAHV can sink current from the output and return this charge to the input in this mode, thus improving load-step transient response (see *Figure 53*). To program FCM, connect the SYNC/MODE pin to $INTV_{CC}$ or a voltage greater than 1.3V. FCM is disabled during soft-start, and converter operates in pulse-skipping mode. This ensures the converter starts monotonically.




Figure 53. Load-Step Transient Performance with Burst and FCM Modes

Spread-Spectrum Mode

The LT8060xA and LT8060xAHV feature spread-spectrum operation to further reduce EMI emissions. In spread-spectrum mode, triangular frequency modulation is used to vary the switching frequency from the value programmed by R_T to approximately 20% higher than that value. The modulation frequency is approximately 12kHz. For example, when the LT8060xA and LT8060xAHV are programmed to 2MHz, the frequency varies from 2MHz to 2.4MHz at a 12kHz rate. Spread-spectrum operation is unavailable when the device is synchronized to an external clock.

Setting the Switching Frequency

The LT8060xA and LT8060xAHV use a constant-frequency pulse-width modulation (PWM) architecture that can be programmed to switch from 200kHz to 3MHz by using a resistor tied from the R_T pin to ground. *Table 4* shows the necessary R_T values for the desired switching frequencies.

The R_T resistor required for a desired switching frequency can be calculated using:

$$R_T \cong \frac{23.5 - (2.4 \times f_{SW})}{0.09 + f_{SW}} \quad (2)$$

where R_T is in kΩ and f_{SW} is in MHz. Leaving the R_T pin open forces the device to operate at a default switching frequency of 400kHz. Connecting the R_T pin to $INTV_{CC}$ forces the device to operate at 2100kHz. See *Table 4* for R_T resistor values for a few common switching frequencies.

Table 4. Switching Frequency vs. R_T Resistor

SWITCHING FREQUENCY (kHz)	R_T RESISTOR (kΩ)
200	78.7
400	OPEN or 46.4
1000	19.1
2100	$INTV_{CC}$ or 8.66
3000	5.23

Operating Frequency Selection and Trade-Offs

Selection of the operating frequency is a trade-off between efficiency, component size, and input voltage range. The advantage of high-frequency operation is that smaller inductor and capacitor values can be used. The disadvantages are lower efficiency and a smaller input voltage range.

The highest switching frequency ($f_{SW(MAX)}$) for a given application can be calculated using Equation 3.

$$f_{SW(MAX)} = \frac{V_{OUT} + V_{SW(BOT)}}{t_{ON(MIN)} \times (V_{IN} - V_{SW(TOP)} + V_{SW(BOT)})} \quad (3)$$

where V_{IN} is the typical input voltage, V_{OUT} is the output voltage, $V_{SW(TOP)}$ and $V_{SW(BOT)}$ are the internal switch drops (~0.3V, ~0.15V, respectively, at maximum load), and $t_{ON(MIN)}$ is the minimum top switch on-time (see the *Specifications* section). Equation 3 shows that a slower switching frequency is necessary to accommodate a high V_{IN}/V_{OUT} ratio.

For transient operations, V_{IN} can reach up to 65V regardless of the R_T value. However, the LT8060xA and LT8060xAHV reduce the switching frequency as necessary to maintain control of the inductor current to assure safe operation.

The LT8060xA and LT8060xAHV are capable of a maximum duty cycle of approximately 99%, and the V_{IN}-to-V_{OUT} dropout is limited by the $R_{DS(ON)}$ of the top switch. In this mode, the LT8060xA and LT8060xAHV skip switch cycles, resulting in a lower switching frequency than that programmed by R_T.

For applications that cannot allow deviation from the programmed switching frequency at low V_{IN}/V_{OUT} ratios, use Equation 4 to set the switching frequency.

$$V_{IN(MIN)} = \frac{V_{OUT} + V_{SW(BOT)}}{1 - (f_{SW} \times t_{OFF-MIN})} - V_{SW(BOT)} + V_{SW(TOP)} \quad (4)$$

where $V_{IN(MIN)}$ is the minimum input voltage without skipped cycles, V_{OUT} is the output voltage, $V_{SW(TOP)}$ and $V_{SW(BOT)}$ are the internal switch drops (~0.3V, ~0.15V, respectively, at maximum load), f_{SW} is the switching frequency (set by R_T), and $t_{OFF(MIN)}$ is the minimum switch off-time. Note that higher switching frequency increases the minimum input voltage, below which cycles are dropped to achieve higher duty cycle.

High Duty Operation

The LT8060xA and LT8060xAHV feature high-duty operation, which enhances the output-to-input voltage ratio. To regulate the output voltage with an input voltage close to the output voltage, the operating switching frequency is reduced by skipping off-time pulses. The high-duty operation extends the high-side switch on-time beyond a programmed switching cycle until the inductor peak current reaches the reference set by the controller or the Burst Mode peak current limit ($I_{PEAK-BURST}$). After the high-side switch is turned off, the low-side switch is turned on, and the next switching cycle starts with the rising edge of the clock signal.

In scenarios where the maximum on-time (15µs + up to one programmed t_{SW}) is reached, the high-side switch is turned off for a minimum off-time ($t_{MIN-OFF}$), and the low-side switch is turned on. After the $t_{MIN-OFF}$, the new switching cycle starts.

When the device is synchronized to an external clock with frequency f_{SYNC}, the operating switching frequency is reduced to discrete fractions of the external clock frequency ($f_{SYNC}/2$, $f_{SYNC}/3$, and so on). The rising edges of SW are synchronized with the external clock.

Inductor Selection and Maximum Output Current

The LT8060xA and LT8060xAHV are designed to minimize solution size by allowing the inductor to be chosen based on the output load requirements of the application. During overload or short-circuit conditions, the LT8060xA and LT8060xAHV safely tolerate operation with a saturated inductor by using a high-speed peak-current mode architecture.

A good first choice for the inductor value is calculated using Equation 5.

$$L = \left(\frac{V_{OUT}}{f_{SW}}\right) \times 0.55 \quad (5)$$

where f_{SW} is the switching frequency in MHz, V_{OUT} is the output voltage, and L is the inductor value in µH.

To avoid overheating and poor efficiency, an inductor must be chosen with an RMS current rating greater than the maximum expected output load of the application. In addition, the saturation current (typically labeled I_{SAT}) rating of the inductor must be higher than the load current plus half of the inductor ripple current.

$$I_{L(PEAK)} = I_{LOAD(MAX)} + \frac{1}{2}\Delta I_L \quad (6)$$

where ΔI_L is the inductor ripple current, as calculated in Equation 6, and $I_{LOAD(MAX)}$ is the maximum output load for a given application.

As a quick example, an application requiring a 5.5A output should use an inductor with an RMS rating greater than 5.5A and an I_{SAT} greater than 8.3A. During long-duration overload or short-circuit conditions, the inductor's root mean square (RMS) rating requirement is greater to avoid overheating. To maintain high efficiency, the series resistance (DCR) should be less than 15mΩ, and the core material should be intended for high-frequency applications.

The LT8060xA and LT8060xAHV limit the peak switch current to protect the switches and the system from overload faults. The top switch current limit (I_{LIM}) is 8.3A (typ). The inductor value must then be sufficient to supply the desired maximum output current ($I_{OUT(MAX)}$), which is a function of the switch current limit (I_{LIM}) and the ripple current (Equation 7).

$$I_{OUT(MAX)} = I_{LIM} - \frac{1}{2}\Delta I_L \quad (7)$$

The peak-to-peak ripple current in the inductor can be calculated using Equation 8.

$$\Delta I_L = \frac{V_{OUT}}{L \times f_{SW}} \times \left(1 - \frac{V_{OUT}}{V_{IN(MAX)}}\right) \quad (8)$$

where f_{SW} is the switching frequency of the LT8060xA and LT8060xAHV, and L is the value of the inductor. Therefore, the maximum output current delivered by the LT8060xA and LT8060xAHV depends on the switch current limit, inductor value, and the input and output voltages. The inductor value may need to be increased if the inductor ripple current does not allow a sufficient maximum output current ($I_{OUT(MAX)}$) given the switching frequency and maximum input voltage used in the desired application.

The optimum inductor for a given application may differ from the one indicated by this design guide. A larger-value inductor provides a higher maximum load current and reduces output voltage ripple. For applications requiring smaller load currents, the value of the inductor may be lower, and the LT8060xA and LT8060xAHV may operate with higher ripple current. This allows the use of a physically smaller inductor or one with a lower direct current resistance (DCR), resulting in higher efficiency. Be aware that low inductance may reduce the maximum load current.

For duty cycles greater than 50% ($V_{OUT}/V_{IN} > 0.5$), a minimum inductance is required to avoid subharmonic oscillation (see Equation 9). Refer to Analog Devices *Application Note 19* for more details.

$$L_{MIN} = \frac{V_{IN}}{1.4 \times f_{SW}} \times (2 \times DC - 1) \quad (9)$$

where DC is the duty cycle and f_{SW} is the switching frequency.

Input Capacitors

The V_{IN} of the LT8060xA and LT8060xAHV should be bypassed with at least three ceramic capacitors for the best performance. Two small 0.1µF ceramic capacitors should be placed close to the device: one at the V_{IN1}/GND1 pins and a second at the V_{IN2}/GND2 pins. These capacitors should be 0402 or 0603 in size. For automotive applications requiring two series input capacitors, two small capacitors (0402 or 0603) may be placed on each side of the LT8060xA and LT8060xAHV near the V_{IN1}/GND1 and V_{IN2}/GND2 pins.

A third, larger 4.7µF ceramic capacitor or greater should be placed close to V_{IN1} or V_{IN2}. See the *Low EMI PCB Layout* section for more details. X7R or X5R capacitors are recommended for the best performance across temperature and input voltage variations.

Note that a larger input capacitance is required when a lower switching frequency is used. If the input power source has high impedance, or if there is significant inductance due to long wires or cables, additional bulk capacitance may be necessary. This can be provided by a low-performance electrolytic capacitor.

A ceramic input capacitor combined with trace or cable inductance forms a high-quality (underdamped) tank circuit. If the LT8060xA and LT8060xAHV circuits are connected to a live supply, the input voltage can ring to twice its nominal value, possibly exceeding the voltage rating of the LT8060xA and LT8060xAHV. Refer to Analog Devices *Application Note 88* for more details.

In applications where the source is located distant from the device input, an appropriate electrolytic capacitor should be added in parallel with the ceramic capacitor to provide the necessary damping for potential oscillations caused by the inductance of the longer input power path and the input ceramic capacitor.

Output Capacitor and Output Ripple

The output capacitor has two essential functions. Along with the inductor, it filters the square wave generated by the LT8060xA and LT8060xAHV to produce the DC output. The second function is to store energy to satisfy transient loads and stabilize the control loop of the LT8060xA and LT8060xAHV. For good starting values, see *Table 5*.

X5R/X7R/X8M ceramic output capacitors have very low equivalent series resistance (ESR) and are preferred due to their stability over temperature in industrial applications. This choice provides low output ripple and a good transient response. Transient performance can be improved with a higher-value output capacitor and an appropriate feedforward capacitor placed between V_{OUT} and FB/V_{OS}. Increasing the output capacitance also decreases the output voltage ripple. A lower-value output capacitor can be used to save space and cost, but transient performance suffers and may cause loop instability.

The choice of output capacitance is influenced by the closed-loop bandwidth. When the R_T pin is left floating or connected to GND with a resistor, the maximum recommended bandwidth is approximately $f_{SW}/10$ or 80kHz. The LT8060xA and LT8060xAHV offer a unique feature when the R_T pin is connected to $INTV_{CC}$. The internal compensation parameters are selected to facilitate a high bandwidth exceeding 150kHz. This enhanced bandwidth improves transient performance, reduces output capacitance requirements, and minimizes solution size. See *Table 5* for output capacitance in typical application circuits with R_T connected to $INTV_{CC}$.

The actual derating of ceramic capacitors under DC bias voltage must be considered when selecting the output capacitor. Derating curves are available from all major ceramic capacitor manufacturers.

FB Resistor Network

The output voltage can be programmed using a resistor divider between the output and the FB/V_{OS} pin. Choose the resistor values according to Equation 10.

$$R_{FB-TOP} = R_{FB-BOT} \times \left(\frac{V_{OUT}}{0.8V} - 1\right) \quad (10)$$

A 1% resistor is recommended to maintain output voltage accuracy. Limit the maximum value of R_{FB-TOP} to 1MΩ and R_{FB-BOT} to 205kΩ so that the maximum effective impedance at FB/V_{OS} is less than 170kΩ.

If low input quiescent current and good light-load efficiency are desired, use large resistor values for the FB resistor divider. The current flowing in the divider acts as a load current and increases the no-load input current to the device, which is approximately given by Equation 11.

$$I_{FB} = \left(\frac{V_{OUT}}{R_{FB-TOP} + R_{FB-BOT}}\right) \times \left(\frac{V_{OUT}}{V_{IN}}\right) \times \left(\frac{1}{\eta}\right) \quad (11)$$

where η is the light load efficiency. For a 5V application with R_{FB-TOP} = 1MΩ and R_{FB-BOT} = 191kΩ, the feedback divider draws 4µA. With V_{IN} = 24V and η = 85%, this adds ~1µA to the 7µA (I_{QB}) quiescent current, resulting in an 8µA no-load current from the 24V supply. Note that Equation 11 implies that the no-load current is a function of V_{IN}.

When using large FB/V_{OS} resistors, a phase-lead capacitor should be connected from V_{OUT} to FB/V_{OS} to improve loop stability and transient performance. To get an optimum transient response for minimum output-voltage deviation or required phase margin, the value of C_{FF} can be increased or decreased. A very large feedforward capacitor value increases bandwidth but provides less phase boost, as the maximum phase boost point shifts to lower frequencies.




Figure 54. Setting the Output Voltage

Connect FB/V_{OS} to $INTV_{CC}$ to program the internal 5V output, and float the FB/V_{OS} pin to program the internal 3.3V output. The BIAS/V_{OUT} pin should always be connected to V_{OUT} when programming the internal 3.3V or 5V output voltages. The internal feedback divider is connected to the BIAS/V_{OUT} pin.

Table 5. Typical Component Values for LT8060xA and LT8060xAHV

V_{OUT} (V)	FB/V_{OS}	f_{SW} (kHz)	L_{OUT} (µH)	C_{OUT}	R_{FB-TOP} (kΩ)	R_{FB-BOT} (kΩ)	C_{FF} (PF)	R_T (kΩ)
1.8	External FB Divider	400	3.3	4 x 47µF, 10V, 1210 (X7R)	357	287	15	Open
3.3	External FB Divider	400	4.7	3 x 47µF, 6.3V, 1210 (X7R)	665	216	10	Open
3.3	External FB Divider	2100	1	2 x 47µF, 6.3V, 1210 (X7R)	665	216	12	8.66
3.3	External FB Divider	2100	1	1 x 22µF, 10V, 1206 (X7R)	665	216	10	Connected to $INTV_{CC}$
3.3	Float	400	4.7	3 x 47µF, 6.3V, 1210 (X7R)	Open	Open	Open	Open
3.3	Float	2100	1	1 x 22µF, 10V, 1206 (X7R)	Open	Open	Open	Connected to $INTV_{CC}$
5	External FB Divider	400	6.8	2 x 47µF, 10V, 1210 (X7R)	1000	191	3.3	Open
5	External FB Divider	1000	3.3	1 x 47µF, 10V, 1210 (X7R)	1000	191	3.3	19.1
5	External FB Divider	2100	1.5	1 x 47µF, 10V, 1210 (X7R)	1000	191	3.3	8.66
5	External FB Divider	2100	1.5	1 x 22µF, 10V, 1206 (X7R)	1000	191	4.7	Connected to $INTV_{CC}$
5	Connected to $INTV_{CC}$	400	6.8	2 x 47µF, 10V, 1210 (X7R)	Open	Open	Open	Open
5	Connected to $INTV_{CC}$	2100	1.5	1 x 22µF, 10V, 1206 (X7R)	Open	Open	Open	Connected to $INTV_{CC}$
12	External FB Divider	400	15	2 x 22µF, 25V, 1210 (X7R)	1000	71.5	2.2	Open
12	External FB Divider	1000	6.8	1 x 22µF, 25V, 1210 (X7R)	1000	71.5	2.2	19.1
24	External FB Divider	400	33	3 x 4.7µF, 100V, 1206 (X7R)	1000	32.4	2.2	Open

Ceramic Capacitors

Ceramic capacitors are small, robust, and have very low ESR. However, ceramic capacitors can cause problems when used with the LT8060xA and LT8060xAHV due to their piezoelectric nature. In Burst Mode operation, the LT8060xA and LT8060xAHV's switching frequency depends on the load current, and at very light loads, the LT8060xA and LT8060xAHV can excite the ceramic capacitor at audio frequencies, generating audible noise. As the LT8060xA and LT8060xAHV operate at a lower current limit during Burst Mode operation, the noise is typically very quiet to a casual ear. If this is unacceptable, use a high-performance tantalum or electrolytic capacitor at the output. Low-noise ceramic capacitors are also available.

A final precaution regarding ceramic capacitors concerns the maximum input voltage rating of the LT8060xA and LT8060xAHV. As previously mentioned, a ceramic input capacitor combined with trace or cable inductance forms a high-quality (underdamped) tank circuit. If the LT8060xA and LT8060xAHV circuits are plugged into a live supply, the input voltage can ring to twice its nominal value, possibly exceeding the LT8060xA and LT8060xAHV's rating. This situation can be easily avoided. Refer to Analog Devices *Application Note 88* for more details.

BST Capacitor Selection

A capacitor between BST and SW provides current required by the high-side driver and internal circuits operating on the BST to SW rail. In Burst Mode, when the converter operates at no load, the switching frequency is significantly reduced, resulting in extended intervals of several milliseconds between consecutive pulses. The BST capacitor must be selected appropriately to hold sufficient charge and supply the BST from the SW rail in sleep mode. See *Figure 55* for the minimum recommended capacitance at the programmed switching frequency. If the converter is programmed to operate in pulse-skipping or FCM mode, it is recommended to use a 0.1µF BST to SW capacitor.




Figure 55. Switching Frequency vs. BST Capacitance

Table 6. Switching Frequency vs. BST Capacitance

SWITCHING FREQUENCY (kHz)	C_{BST} (µF)
200	2.2
400	1
1000	0.47
2100	0.22
3000	0.1

Enable Pin

The LT8060xA and LT8060xAHV are in shutdown mode when the EN pin is low and become active when the pin is high. The rising threshold of the EN comparator is 1V, with a 100mV hysteresis. The EN pin can be tied to V_{IN} if the shutdown feature is not used, or tied to a logic level if shutdown control is required.

Adding a resistor divider from V_{IN} to EN/UV programs the LT8060xA and LT8060xAHV to regulate the output only when V_{IN} exceeds a desired voltage (see the *Functional Diagram*). Typically, this threshold, $V_{IN(EN)}$, is used in situations where the input supply is current-limited or has a relatively high source resistance. A switching regulator draws constant power from the source, so the source current increases as the source voltage drops. This is a negative-resistance load to the source and may cause the source to current-limit or latch low under conditions of low source voltage. The $V_{IN(EN)}$ threshold ensures the regulator does not operate at source voltages that could cause issues. This threshold can be adjusted by setting R_{EN-TOP} and $R_{EN-BOTTOM}$ values to satisfy Equation 12.

$$R_{EN-BOTTOM} = \frac{R_{EN-TOP} \times 1}{(V_{IN(EN)} - 1)} \quad (12)$$

where the LT8060xA and LT8060xAHV remain off until V_{IN} is above $V_{IN(EN)}$. Due to the comparator's hysteresis, switching does not stop until the input falls slightly below $V_{IN(EN)}$.

When operating in Burst Mode operation for light load currents, the current through the $V_{IN(EN)}$ resistor network can easily be greater than the supply current consumed by the LT8060xA and LT8060xAHV. Therefore, the $V_{IN(EN)}$ resistors should be large to minimize their effect on efficiency at low loads.

$INTV_{CC}$ Regulator

An internal low-dropout (LDO) regulator produces the 1.8V supply that powers the drivers and the internal bias circuitry. Bypass $INTV_{CC}$ to GND with a minimum of 2.2µF low-ESR ceramic capacitor. The internal low-dropout linear regulator is powered either from V_{IN} or BIAS/V_{OUT}. During soft-start, $INTV_{CC}$ is powered from V_{IN}. At the end of the programmed soft-start time, if the BIAS/V_{OUT} pin voltage is greater than 2.35V, $INTV_{CC}$ switches to BIAS/V_{OUT}. Powering $INTV_{CC}$ from BIAS/V_{OUT} reduces on-chip dissipation and increases efficiency at higher input voltages. Connect the BIAS/V_{OUT} pin to the converter output voltage node to achieve output voltages ranging from 2.35V to 24V for improved efficiency. If the BIAS/V_{OUT} pin is tied to a supply other than V_{OUT}, use a 1µF local bypass capacitor on this pin.

The LT8060xA and LT8060xAHV start switching only when the voltage at $INTV_{CC}$ is greater than 1.64V. The device employs an undervoltage lockout circuit that forces the converter off when the $INTV_{CC}$ voltage falls below 1.58V. The hysteresis of 65mV prevents chattering on power-up/power-down. Connect the BIAS/V_{OUT} pin to GND when not in use. Do not connect an external load to the $INTV_{CC}$ pin.

Always connect BIAS/V_{OUT} to the output of the converter when programmed to internal 5V or 3.3V, and the internal feedback is connected to BIAS/V_{OUT}.

Output Voltage Tracking and Soft Start

The LT8060xA and LT8060xAHV allow programming of the output voltage ramp rate using the TR/SS pin. An internal 5µA pulls up the TR/SS pin to $INTV_{CC}$. Adding an external capacitor on TR/SS enables soft starting the output to prevent current surge on the input supply. During the soft-start ramp, the output voltage proportionally tracks the TR/SS pin voltage. For output tracking applications, TR/SS can be externally driven by another voltage source. From 0V to 0.8V, the TR/SS voltage overrides the internal 0.8V reference input to the error amplifier, therby regulating the feedback node voltage to that of the TR/SS pin. When TR/SS is above 0.8V, tracking is disabled, and the feedback node voltage regulates to the internal reference voltage. If the TR/SS voltage is held below 0.784V, regardless of the programmed mode, the device operates in pulse-skip mode. During the soft-start operation, if $V_{TR/SS}$ increases above

0.784V, the device transits from pulse-skipping mode to programmed mode. Once soft-start is complete, irrespective of the $V_{TR/SS}$ voltage, the device operates in the programmed mode.

The selected output capacitance (C_{OUT_SEL}) and the output voltage (V_{OUT}) determine the minimum required soft-start capacitor as follows:

$$C_{SS} \geq 25 \times 10^{-6} \times C_{OUT_SEL} \times V_{OUT} \quad (13)$$

The soft-start time (t_{SS}) is related to the capacitor connected at SS (C_{SS}) by the following equation:

$$t_{SS} = \frac{C_{SS}}{6.25 \times 10^{-6}} \quad (14)$$

An internal 4Ω MOSFET to GND is connected on the TR/SS pin, which discharges the external soft-start capacitor in the case of fault conditions and restarts the ramp when the faults are cleared. Fault conditions that clear the soft-start capacitor inlcude the EN/UV pin transitioning low, the V_{IN} voltage falling too low, or thermal shutdown.

Output Power Good and Die Temperature Monitor

The LT8060xA and LT8060xAHV offer the PG/T_J pin to monitor either the status of the output voltage or the die temperature. When the LT8060xA and LT8060xAHV are used for power good functionality, and the output voltage is within the window of the regulation point specified in Table 1 (Electrical Characteristics table). The output voltage is considered good, and the open-drain PG/T_J pin is in high-impedance mode and is typically pulled high with an external resistor. Otherwise, the internal pull-down device pulls the PG/T_J pin low. To prevent glitching at both the upper and lower thresholds, include 1% hysteresis.

The PG/T_J pin is also actively pulled low during several fault conditions: when the EN/UV pin is below 1V, the $INTV_{CC}$ has fallen too low, the V_{IN} is too low, or thermal shutdown.

To monitor the die temperature, connect a 20kΩ resistor from PG/T_J to GND. The die temperature monitor feature functions only when the output voltage is good and the internal open-drain power-good MOSFET is in a high-impedance mode.

The die temperature (T_J) in °C is calculated as follows:

$$T_J = \frac{(V_{TJ} - 0.595)}{(2 \times 10^{-3})} + 25 \quad (15)$$

where V_{TJ} is the PG/T_J pin voltage in V when the device is loaded.

Note: A minimum of 1V pull-up is needed on PG/T_J for the PGOOD functionality to avoid interacting with the T_J loop at HOT and consuming quiescent current.

Overcurrent Protection (OCP)/Hiccup Mode

The LT8060xA and LT8060xAHV provide a robust overcurrent protection (OCP) scheme that protects the device under overload and output short-circuit conditions. The OCP scheme protects the device using hysteretic control of the inductor current, which avoids the inductor current runaway condition. In hysteretic control, whenever the inductor peak current exceeds an internal peak current limit ($I_{PEAK-LIMIT}$) of 7.05A for LT80604A/LT80604AHV or 8.3A for the LT80605A/LT80605AHV, the high-side MOSFET is turned off, and the low-side MOSFET is turned on. When the inductor current reduces to 4.6A (typ) for the LT80604A and LT80604AHV, and 5.8A (typ) for the LT80605A and LT80605AHV, the low-side MOSFET is turned off, and the high-side MOSFET is turned on. In addition, if the FB node voltage drops below 91.5% (V_{FB-UV}) and the inductor current is above 4.6A (typ) for the LT80604A and LT80604AHV,

and 5.8A (typ) for the LT80605A and LT80605AHV for more than 300ns in each switching cycle after the high side is turned off for 20ms, hiccup mode is activated.

In hiccup mode, the converter is protected by suspending switching for a hiccup timeout period of 130ms. Once the hiccup timeout period expires, a soft start is attempted again. Note that when a soft start is attempted under overload condition, if the device operates in current limit, the blanking timer is enabled during the soft start. The hiccup mode of operation ensures low power dissipation under output short-circuit conditions.

The device provides a valley current protection scheme that protects itself in FCM mode from large negative currents. Under strong external output bias conditions, when the inductor valley current falls below −3.86A ($I_{VALLEY-LIMIT}$), the device turns off the low-side and turns on the high-side until the inductor current reaches zero. The low-side is turned on again if the output voltage is taken above regulation voltage.

Reversed Input Protection

Reversed Input protection is found in systems where the input to the LT8060xA and LT8060xAHV is absent, and the output is held high. For example, in battery charging applications or in battery-backup systems where a battery or another supply is diode-ORed with the LT8060xA and LT8060xAHV's outputs. If the V_{IN} pin is allowed to float and the EN pin is held high (either by a logic signal or because it is tied to V_{IN}), then the LT8060xA and LT8060xAHV's internal circuitry pulls its quiescent current through its SW pin. This is acceptable if the system can tolerate several µA in this state. If the EN pin is grounded, the SW pin current drops to near 1µA. However, if the V_{IN} pin is grounded while the output is held high, regardless of EN, parasitic body diodes within the LT8060xA and LT8060xAHV can pull current from the output through the SW and V_{IN} pins, which may damage the IC. *Figure 56* shows a connection between the V_{IN} and EN/UV pins that allows the LT8060xA and LT8060xAHV to run only when the input voltage is present and protects against a shorted or reversed input.




Figure 56. Reverse V_{IN} Protection

In FCM, when diode D1 is used, always ensure that the externally applied voltage to the output is less than the regulation set-point voltage. Sinking current from the output may result in overvoltage at the input pin and may result in device failure.

Thermal Considerations and Peak Output Current

For higher ambient temperatures, care should be taken in the layout of the PCB to ensure good heat sinking of the LT8060xA and LT8060xAHV. The ground pins on the bottom of the package should be soldered to a ground plane. This ground should be tied to large copper layers below with thermal vias; these layers spread the heat dissipated by the LT8060xA and LT8060xAHV. Placing additional vias can further reduce thermal resistance. The maximum load

current should be derated as the ambient temperature approaches the maximum junction rating. Power dissipation within the LT8060xA and LT8060xAHV can be estimated by calculating the total power loss from an efficiency measurement and subtracting the inductor loss.

$$P_{LOSS} = \left(P_{OUT} \times \left(\frac{1}{\eta} - 1\right)\right) - (I_{OUT}^2 \times R_{DCR}) \quad (16)$$

The die temperature (T_J) of the device can be calculated at any given maximum ambient temperature (T_{AMB}) using the following equation when the die temperature monitor (PG/T_J) feature is not used.

$$T_J = T_{AMB} + (\theta_{JA} \times P_{LOSS}) \quad (17)$$

The internal overtemperature protection monitors the junction temperature of the LT8060xA and LT8060xAHV. If the junction temperature reaches approximately 175°C, the LT8060xA and LT8060xAHV stop switching and indicate a fault condition until the temperature drops by about 10°C cooler. Then, the device restarts with a soft-start.

The temperature rise of the LT8060xA and LT8060xAHV is greatest when operating at high load, high V_{IN}, and high switching frequency. If the case temperature is too high for a given application, either V_{IN}, switching frequency, or load current can be decreased to reduce the temperature to an acceptable level.

The internal power switches are capable of safely delivering up to 4A output current for the LT80604A/LT80604AHV and 5.5A output current for the LT80605A/LT80605AHV. However, the actual deliverable current in the application must be calculated based on power loss, θ_{JA}, and T_{AMB}.

The LT80604A/LT80604AHV's and LT80605A/LT80605AHV's top switch current limit is fixed at 7.05A (typ) and 8.3A (typ), respectively. This also limits the peak output current that the LT8060xA and LT8060xAHV can deliver for a given application.

Figure 57 and *Figure 58* show the typical thermal performance of the LT80605A evaluation board.




Figure 57. LT80605A Thermal Derating (12V, 400kHz)




Figure 58. LT80605A Thermal Derating (5V, 400kHz)

TYPICAL APPLICATION CIRCUITS

Typical Application Circuit 5V Output




Figure 59. 5V Output with 400kHz Switching Frequency




Figure 60. 5V Output with 1MHz Switching Frequency




Figure 61. 5V Output with 2.1MHz Switching Frequency

Typical Application Circuit 3.3V Output




Figure 62. 3.3V Output with 400kHz Switching Frequency




Figure 63. 3.3V Output with 1MHz Switching Frequency




Figure 64. 3.3V Output with 2.1MHz Switching Frequency

Typical Application Circuit 12V Output




Figure 65. 12V Output with 400kHz Switching Frequency

Typical Application Circuit 24V Output




Figure 66. 24V Output with 400kHz Switching Frequency

Typical Application Circuit for Low EMI




Figure 67. 5V Output with 400kHz Switching Frequency for Low EMI




Figure 68. 5V Output with 2.1MHz Switching Frequency for Low EMI


OUTLINE DIMENSIONS

Table 7. Thermal Resistance of 17L FC2QFN

THERMAL RESISTANCE, FOUR-LAYER BOARD (Note 1)	
Junction to Ambient (θ_{JA})	23.5°C/W
Junction to Case Thermal Resistance (θ_{JC})	3.07°C/W


Note 1: Package thermal resistances were obtained using the LT8060xA and LT8060xAHV evaluation kit with no airflow.

For the latest package outline information and land patterns (footprints), refer to *package index* at www.analog.com. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.



SYMBOL	MILLIMETER			INCH		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	—	—	0.800	—	—	0.031
A1	0.000	—	0.050	0.000	—	0.002
A2	—	0.530	0.580	—	0.021	0.023
A3		0.203	REF.		0.008	REF.
b	0.250	0.300	0.350	0.010	0.012	0.014
b1	0.525	0.575	0.625	0.021	0.023	0.025
b2	0.150	0.200	0.250	0.006	0.008	0.010
b3	0.200	0.250	0.300	0.008	0.010	0.012
b4	0.420	0.470	0.520	0.017	0.019	0.020
D		3	BSC		0.118	BSC
D2	0.600	0.700	0.800	0.024	0.028	0.031
E		4	BSC		0.157	BSC
E2	0.300	0.400	0.500	0.012	0.016	0.020
L	0.550	0.650	0.750	0.022	0.026	0.030
L1	0.700	0.800	0.900	0.028	0.031	0.035
L2	0.275	0.375	0.475	0.011	0.015	0.019
L3	0.450	0.550	0.650	0.018	0.022	0.026
L4	0.400	0.500	0.600	0.016	0.020	0.024
L5	0.425	0.525	0.625	0.017	0.021	0.025
L6	1.200	1.300	1.400	0.047	0.051	0.055
L7	1.500	1.600	1.700	0.059	0.063	0.067
e		0.500	BSC		0.020	BSC
e1		0.475	BSC		0.019	BSC
e2		0.688	BSC		0.027	BSC
e3		0.525	BSC		0.021	BSC
e4		0.575	BSC		0.023	BSC
e5		0.560	BSC		0.022	BSC
K1		0.250	BSC		0.010	BSC
K2		0.275	BSC		0.011	BSC
K3		0.513	BSC		0.020	BSC
K4		0.225	BSC		0.009	BSC
K5		0.365	BSC		0.014	BSC
TOLERANCES OF FORM AND POSITION						
aaa		0.150			0.006	
bbb		0.100			0.004	
ccc		0.100			0.004	
ddd		0.050			0.002	
eee		0.080			0.003	
fff		0.100			0.004	

Figure 69. LT8060xAAFO and LT8060xAAFOH Package Outline Diagram



* CONTROLLING DIMENSION : MM

SYMBOL	MILLIMETER		
	MIN.	NOM.	MAX.
A	0.700	0.750	0.800
A1	0.000	—	0.050
A2	—	0.530	0.580
A3		0.203	REF.
b	0.250	0.300	0.350
b1	0.525	0.575	0.625
b2	0.150	0.200	0.250
b3	0.200	0.250	0.300
b4	0.420	0.470	0.520
D		3	BSC
D2	0.600	0.700	0.800
E		4	BSC
E2	0.300	0.400	0.500
L	0.550	0.650	0.750
L1	0.700	0.800	0.900
L2	0.275	0.375	0.475
L3	0.450	0.550	0.650
L4	0.400	0.500	0.600
L5	0.425	0.525	0.625
L6	1.200	1.300	1.400
L7	1.500	1.600	1.700
e		0.500	BSC
e1		0.475	BSC
e2		0.688	BSC
e3		0.525	BSC
e4		0.575	BSC
e5		0.560	BSC
K1		0.250	BSC
K2		0.275	BSC
K3		0.513	BSC
K4		0.225	BSC
K5		0.365	BSC

TOLERANCES OF FORM AND POSITION	
aaa	0.150
bbb	0.100
ccc	0.100
ddd	0.050
eee	0.080
fff	0.100

NOTES:

1. ALL DIMENSIONS ARE IN MILLIMETERS UNLESS OTHERWISE SPECIFIED.
2. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5-2009.
3. COPLANARITY APPLIES TO THE TERMINALS AND ALL OTHER BOTTOM SURFACE METALLIZATION.
4. MARKING SHOWN IS FOR PACKAGE ORIENTATION REFERENCE ONLY.
5. MATERIAL MUST BE COMPLIANT WITH MAXIM SPECIFICATION 10-0131 FOR SUBSTANCE CONTENT, MUST BE Eu ROHS COMPLIANT WITHOUT EXEMPTION AND PB-FREE.
6. ALL DIMENSIONS APPLY TO PbFREE (+) PKG. CODE ONLY.
7. Package code is F173B4FY+1.


Figure 70. LT8060xAAFOA/VY and LT8060xAAFOAH/VY Package Outline Diagram

PACKAGE LAND PATTERN,
[F173B4FY+1 / F173B4F+1F] FC2QFN
90-100231C


ANALOG DEVICES

DRAWING NOT TO SCALE—

RECOMMENDED LAND PATTERN



PACKAGE OVERLAY



NOTES:
1. REFERENCE PKG. OUTLINE: 21-100671 (F173B4FY+1) / 21-100756 (F173B4F+1F)
2. LAND PATTERN COMPLIES TO: IPC7351A.
3. TOLERANCE: +/- 0.02 MM.
4. ALL DIMENSIONS APPLY TO LEADED, PbFREE PACKAGES.
5 ALL DIMENSIONS IN MM.

This document (including dimensions, notes & specs) is a recommendaton based on typical circuit board manufacturing parameters. Since land pattern design depend on many factors unknown to Analog Devices Inc. (eg. user's board manufacturing specs), user must determine suitability for use. This document is subject to change without notice.
Contact technical support at https://www.analog.com/en/support for further questions

ORDERING GUIDE

Table 8. Ordering Guide

PART NUMBER	PART MARKING	I_{OUT} (A)	AbsMax V_{IN}	SPREAD SPECTRUM	SIDE WETTABLE	AECQ-100	PACKAGE CODE
LT80605AAFO+	80605 AFO	5.5	70V	N	N	N	F173B4F+1F
LT80605AAFO+T			70V	N	N	N	F173B4F+1F
LT80605AAFOH+	80605 AFOH		80V	N	N	N	F173B4F+1F
LT80605AAFOH+T			80V	N	N	N	F173B4F+1F
LT80605AAFOA/VY+T	80605 AFOAV		70V	Y	Y	Y	F173B4FY+1
LT80605AAFOAH/VY+T	80605 AOAHV		80V	Y	Y	Y	F173B4FY+1
LT80604AAFO+	80604 AFO	4	70V	N	N	N	F173B4F+1F
LT80604AAFO+T			70V	N	N	N	F173B4F+1F
LT80604AAFOH+	80604 AFOH		80V	N	N	N	F173B4F+1F
LT80604AAFOH+T			80V	N	N	N	F173B4F+1F
LT80604AAFOA/VY+T	80604 AFOAV		70V	Y	Y	Y	F173B4FY+1
LT80604AAFOAH/VY+T	80604 AOAHV		80V	Y	Y	Y	F173B4FY+1

+Denotes a lead (Pb)-free/RoHS-compliant package.

T = Tape-and-reel.

/VY denotes a side-wettable, automotive-qualified package.

Contact the factory for other sequence options.

ALL INFORMATION CONTAINED HEREIN IS PROVIDED “AS IS” WITHOUT REPRESENTATION OR WARRANTY. NO RESPONSIBILITY IS ASSUMED BY ANALOG DEVICES FOR ITS USE, NOR FOR ANY INFRINGEMENTS OF PATENTS OR OTHER RIGHTS OF THIRD PARTIES THAT MAY RESULT FROM ITS USE. SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE. NO LICENCE, EITHER EXPRESSED OR IMPLIED, IS GRANTED UNDER ANY ADI PATENT RIGHT, COPYRIGHT, MASK WORK RIGHT, OR ANY OTHER ADI INTELLECTUAL PROPERTY RIGHT RELATING TO ANY COMBINATION, MACHINE, OR PROCESS, IN WHICH ADI PRODUCTS OR SERVICES ARE USED. TRADEMARKS AND REGISTERED TRADEMARKS ARE THE PROPERTY OF THEIR RESPECTIVE OWNERS. ALL ANALOG DEVICES PRODUCTS CONTAINED HEREIN ARE SUBJECT TO RELEASE AND AVAILABILITY.