

## 5.7 kV/3.0 kV rms 6-Channel Digital Isolator

**FEATURES**

- ▶ High common-mode transient immunity: 180 kV/μs typical
- ▶ High robustness to radiated and conducted noise
- ▶ Low propagation delay
  - ▶ 6.2 ns typical (10 ns maximum) for 5 V operation
- ▶ Low dynamic power consumption, <1.65 mA/ch at 1 Mbps
- ▶ 2.25 V to 5.5 V level translation
- ▶ 150 Mbps maximum guaranteed data rate for 5 V operation
- ▶ High temperature operation: 125°C
- ▶ [Safety and regulatory approvals](#)
  - ▶ DIN EN IEC 60747-17
    - ▶  $V_{IORM} = 1173$  V peak, SOIC\_W (RW-16) (pending)
    - ▶  $V_{IORM} = 636$  V peak, QSOP (RQ-16)
  - ▶ UL 1577
    - ▶  $V_{ISO} = 5700$  V rms for 1 minute, SOIC\_W (RW-16)
    - ▶  $V_{ISO} = 3000$  V rms for 1 minute, QSOP (RQ-16)
  - ▶ IEC/EN/CSA 62368-1
  - ▶ IEC/CSA 60601-1
  - ▶ IEC/CSA 61010-1
  - ▶ CQC GB4943.1
- ▶ ±8 kV IEC 61000-4-2 ESD protection across isolation barrier
- ▶ HBM ESD protection on input/output pins
  - ▶ ±5.5 kV SOIC\_W (RW-16)
  - ▶ ±8 kV QSOP (RQ-16)
- ▶ Fail-safe high (N1) or low (N0) options
- ▶ AEC-Q100 qualified for automotive applications
- ▶ 16-lead, RoHS compliant, SOIC\_W and QSOP packages

**APPLICATIONS**

- ▶ Serial-peripheral interface (SPI) data converter isolation
- ▶ RS-485 and controller area network with flexible data rate (CAN FD) industrial field bus isolation
- ▶ PWM controller signal isolation
- ▶ General-purpose multichannel isolation

**GENERAL DESCRIPTION**

The ADuM360N/ADuM361N/ADuM362N/ADuM363N<sup>1</sup> are 6-channel digital isolators based on Analog Devices, Inc., iCoupler® technology. Combining high speed, complementary metal-oxide semiconductor (CMOS) and back-to-back monolithic air core transformer technology, these isolation components provide outstanding performance characteristics and meet CISPR 32/EN 55032 Class B limits at 5 Mbps. The maximum propagation delay is 10 ns with a pulse-width distortion of less than 3 ns at 5 V operation. Channel matching is tight at 3.0 ns maximum.

The ADuM360N/ADuM361N/ADuM362N/ADuM363N data channels are independent and are available in a variety of configurations with withstand voltage ratings up to 5.7 kV rms (see [Figure 28](#)). The devices operate with the supply voltage on either side ranging from 2.25 V to 5.5 V, which provides compatibility with lower voltage systems as well as enabling voltage translation functionality across the isolation barrier.

Two different fail-safe options are available, by which the outputs transition to a predetermined state when the input power supply is not applied.

<sup>1</sup> Protected by U.S. Patents 5,952,849; 6,873,065; 6,903,578; and 7,075,329. Other patents are pending.

**TABLE OF CONTENTS**

Features.....	1	Typical Performance Characteristics.....	25
Applications.....	1	Theory of Operation.....	27
General Description.....	1	Truth Table.....	28
Functional Block Diagram.....	5	Applications Information.....	29
Specifications.....	7	Printed Circuit Board (PCB) Layout.....	29
Electrical Specifications.....	7	Propagation Delay Related Parameters.....	29
Insulation Specifications .....	16	Jitter Measurement.....	29
Regulatory Information.....	19	Thermal Analysis.....	29
Recommended Operating Conditions.....	20	Insulation Lifetime.....	30
Absolute Maximum Ratings.....	21	Outline Dimensions.....	31
Electrostatic Discharge (ESD) Ratings.....	21	Ordering Guide.....	32
ESD Caution.....	21	Evaluation Boards.....	32
Thermal Characteristics.....	21	Automotive Products.....	33
Pin Configurations and Function Descriptions.....	22		

**REVISION HISTORY****3/2026—Rev. D to Rev. E**

Change to Data Sheet Title.....	1
Added 16-Lead SOIC_W (Universal).....	1
Changes to Features Section.....	1
Change to General Description Section.....	1
Added Electrical Specifications Section.....	7
Changed Electrical Characteristics—5 V Operation Section to 5 V Operation Section.....	7
Changes to Timing Specifications Parameter, ADuM360N Parameter, ADuM361N Parameter, and ADuM363N Parameter, Table 1.....	7
Changed Electrical Characteristics—3.3 V Operation Section to 3.3 V Operation Section.....	10
Changes to Timing Specifications Parameter, ADuM360N Parameter, ADuM361N Parameter, and ADuM363N Parameter, Table 3.....	10
Changed Electrical Characteristics—2.5 V Operation Section to 2.5 V Operation Section.....	13
Changes to Table 5.....	13
Changes to Insulation Specifications Section.....	16
Added Table 7 and Figure 5; Renumbered Sequentially.....	16
Changes to Table 8 and Figure 6 Caption.....	17
Changes to Regulatory Information Section.....	19
Added Table 9.....	19
Changes to Table 10.....	19
Deleted Table 11; Renumbered Sequentially.....	21
Added Table 13.....	21
Added Thermal Characteristics Section and Table 15.....	21
Added Thermal Analysis Section.....	29
Changes to Insulation Lifetime Section.....	30
Deleted Surface Tracking Section, Insulation Wear Out Section, Calculation and Use of Parameters Example Section, and Figure 27.....	30
Updated Outline Dimensions.....	31
Changes to Ordering Guide.....	32
Changes to Evaluation Boards.....	32

**8/2025—Rev. C to Rev. D**

**TABLE OF CONTENTS**

Changes to Ordering Guide.....	32
Changes to Automotive Products.....	33
<b>6/2025—Rev. B to Rev. C</b>	
Added ADuM361N and ADuM363N (Universal).....	1
Changes to Features Section.....	1
Added Figure 2 and Figure 4; Renumbered Sequentially.....	5
Changes to Table 1 and Table 2.....	7
Changes to Table 3 and Table 4.....	10
Changes to Table 5 and Table 6.....	13
Changes to Table 8.....	19
Added Figure 7 and Table 14; Renumbered Sequentially.....	22
Added Figure 9 and Table 16.....	23
Added Figure 12 and Figure 13.....	25
Added Figure 16 and Figure 17.....	26
Changes to Theory of Operation Section.....	27
Changes to Note 3, Table 17.....	28
Changes to Ordering Guide.....	32
Changes to Evaluation Boards.....	32
Added Automotive Products.....	33
<b>4/2025—Rev. A to Rev. B</b>	
Deleted ADuM363N (Universal).....	1
Changes to Features Section.....	1
Deleted Figure 3; Renumbered Sequentially.....	5
Changes to Table 8.....	19
Deleted Figure 7 and Table 15; Renumbered Sequentially.....	23
Deleted Figure 12 and Figure 13.....	26
Changes to Ordering Guide.....	32
Change to Evaluation Boards.....	32
<b>3/2025—Rev. 0 to Rev. A</b>	
Added ADuM360N and ADuM363N (Universal).....	1
Changes to Features Section.....	1
Added Figure 1 and Figure 3; Renumbered Sequentially.....	5
Changes to Table 1 and Table 2.....	7
Changes to Table 3 and Table 4.....	10
Changes to Table 5 and Table 6.....	13
Changed Insulation Characteristics Section to Insulation Specifications Section.....	16
Changes to Insulation Specifications Section.....	16
Changes to Table 7 and Figure 4.....	17
Changes to Table 8.....	19
Changes to Table 12 Title.....	21
Added Figure 5.....	22
Added Table 13; Renumbered Sequentially.....	22
Added Figure 7 and Table 15.....	23
Added Figure 8, Figure 9, Figure 12, and Figure 13.....	25
Changes to Figure 20.....	29
Changes to Jitter Measurement Section.....	29
Changes to Ordering Guide.....	32

**TABLE OF CONTENTS**

Changes to Evaluation Boards..... 32

**9/2024—Revision 0: Initial Version**

FUNCTIONAL BLOCK DIAGRAM




Figure 1. ADuM360N Functional Block Diagram




Figure 2. ADuM361N Functional Block Diagram




Figure 3. ADuM362N Functional Block Diagram

## FUNCTIONAL BLOCK DIAGRAM




Figure 4. ADuM363N Functional Block Diagram

## SPECIFICATIONS

## ELECTRICAL SPECIFICATIONS

## 5 V Operation

All typical specifications are at  $T_A = 25^\circ\text{C}$ ,  $V_{DD1} = V_{DD2} = 5\text{ V}$ . Minimum/maximum specifications apply over the entire recommended operation range of  $4.5\text{ V} \leq V_{DD1} \leq 5.5\text{ V}$ ,  $4.5\text{ V} \leq V_{DD2} \leq 5.5\text{ V}$ , and  $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ , unless otherwise noted. Switching specifications are tested with  $C_L = 15\text{ pF}$  and CMOS signal levels, unless otherwise noted. Supply currents are specified with 50% duty-cycle signals.

Table 1. Electrical Characteristics (5 V Operation)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
<b>TIMING SPECIFICATIONS</b>						
Pulse Width	PW	6.6			ns	Within pulse-width distortion (PWD) limit
Data Rate		150			Mbps	Within PWD limit
Propagation Delay	$t_{PHL}$ , $t_{PLH}$		6.2	10	ns	50% input to 50% output
Pulse-Width Distortion	PWD		0.3	3	ns	$ t_{PLH} - t_{PHL} $
Change vs. Temperature			4.3		ps/ $^\circ\text{C}$	
Propagation Delay Skew	$t_{PSK}$			4.1	ns	Between any two units at the same temperature, voltage, and load
Channel Matching						
Codirectional	$t_{PSKCD}$		0.3	3.0	ns	
Opposing Direction	$t_{PSKOD}$		0.3	3.0	ns	
Jitter <sup>1</sup>						For more details, see the <a href="#">Jitter Measurement</a> section
Random Jitter, RMS ( $1\sigma$ ) <sup>2</sup>	$t_{JIT(RJ)}$		5.4		ps	1 MHz clock input, all channels switching
Deterministic Jitter, Peak-to-Peak <sup>3, 4</sup>	$t_{JIT(DJ)}$		104		ps	100 Mbps, $2^{15} - 1$ PRBS input
Total Jitter, Peak-to-Peak, at Bit Error Rate (BER) $1 \times 10^{-12}$	$t_{JIT(TJ)}$					100 Mbps, $2^{15} - 1$ PRBS input <sup>5</sup>
Without Crosstalk			198		ps	Single channel switching
With Crosstalk			260		ps	All channels switching
<b>DC SPECIFICATIONS</b>						
Input Threshold Voltage						$V_{IX}$
Logic High	$V_{IH}$	$0.7 \times V_{DDX}$			V	
Logic Low	$V_{IL}$			$0.3 \times V_{DDX}$	V	
Input Hysteresis	$V_{HYS}$		0.85		V	$V_{IH} - V_{IL}$
Output Voltage						
Logic High	$V_{OH}$	$V_{DDX} - 0.1$	$V_{DDX}$		V	$I_{OX}^6 = -20\ \mu\text{A}$ , $V_{IX} = V_{IXH}^7$
		$V_{DDX} - 0.4$	$V_{DDX} - 0.2$		V	$I_{OX}^6 = -4\ \text{mA}$ , $V_{IX} = V_{IXH}^7$
Logic Low	$V_{OL}$		0.0	0.1	V	$I_{OX}^6 = 20\ \mu\text{A}$ , $V_{IX} = V_{IXL}^8$
			0.2	0.4	V	$I_{OX}^6 = 4\ \text{mA}$ , $V_{IX} = V_{IXL}^8$
Input Current per Channel	$I_I$	-10	+0.01	+10	$\mu\text{A}$	$0\text{ V} \leq V_{IX} \leq V_{DDX}$
Quiescent Supply Current						
ADuM360N						
$I_{DD1(Q)}$			1.02	1.4	mA	$V_I^9 = 0$ (N0), 1 (N1) <sup>10</sup>
$I_{DD2(Q)}$			2.34	3.5	mA	$V_I^9 = 0$ (N0), 1 (N1) <sup>10</sup>
$I_{DD1(Q)}$			11.22	14.8	mA	$V_I^9 = 1$ (N0), 0 (N1) <sup>10</sup>
$I_{DD2(Q)}$			4.95	6.9	mA	$V_I^9 = 1$ (N0), 0 (N1) <sup>10</sup>
ADuM361N						
$I_{DD1(Q)}$			1.21	1.9	mA	$V_I^9 = 0$ (N0), 1 (N1) <sup>10</sup>
$I_{DD2(Q)}$			2.14	3.3	mA	$V_I^9 = 0$ (N0), 1 (N1) <sup>10</sup>
$I_{DD1(Q)}$			9.92	14.5	mA	$V_I^9 = 1$ (N0), 0 (N1) <sup>10</sup>
$I_{DD2(Q)}$			5.85	8.5	mA	$V_I^9 = 1$ (N0), 0 (N1) <sup>10</sup>

## SPECIFICATIONS

Table 1. Electrical Characteristics (5 V Operation) (Continued)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
ADuM362N	$I_{DD1(Q)}$		1.4	2.1	mA	$V_I^9 = 0$ (N0), 1 (N1) <sup>10</sup>
	$I_{DD2(Q)}$		1.8	2.9	mA	$V_I^9 = 0$ (N0), 1 (N1) <sup>10</sup>
	$I_{DD1(Q)}$		9.3	12.6	mA	$V_I^9 = 1$ (N0), 0 (N1) <sup>10</sup>
	$I_{DD2(Q)}$		7.1	9.7	mA	$V_I^9 = 1$ (N0), 0 (N1) <sup>10</sup>
ADuM363N	$I_{DD1(Q)}$		1.6	2.5	mA	$V_I^9 = 0$ (N0), 1 (N1) <sup>10</sup>
	$I_{DD2(Q)}$		1.7	2.5	mA	$V_I^9 = 0$ (N0), 1 (N1) <sup>10</sup>
	$I_{DD1(Q)}$		7.9	11.0	mA	$V_I^9 = 1$ (N0), 0 (N1) <sup>10</sup>
	$I_{DD2(Q)}$		7.8	11.0	mA	$V_I^9 = 1$ (N0), 0 (N1) <sup>10</sup>
Dynamic Supply Current						
Dynamic Input	$I_{DD1(D)}$		0.030		mA/Mbps	Inputs switching, 50% duty cycle, ADuM360N
Dynamic Output	$I_{DDO(D)}$		0.104		mA/Mbps	Inputs switching, 50% duty cycle, ADuM360N, $C_L = 0$ nF
Undervoltage Lockout	UVLO					
Positive $V_{DDx}$ Threshold	$V_{UVLO+}$		2.0	2.2	V	Rising supply voltage enable threshold
Negative $V_{DDx}$ Threshold	$V_{UVLO-}$	1.7	1.8		V	Falling supply voltage lockout threshold
$V_{DDx}$ Hysteresis	$V_{UVLO\_HYS}$		0.2		V	UVLO hysteresis
UVLO Release Time	$t_{UVLO}$		60		μs	UVLO release delay after $V_{UVLO+}$ threshold
AC SPECIFICATIONS						
Output Rise/Fall Time	$t_R/t_F$		2.5		ns	10% to 90%
Common-Mode Transient Immunity <sup>11, 12</sup>	$ CM_H $	100	180		kV/μs	$V_{IX} = V_{DDx}$ , $V_{CM} \geq 1000$ V, $T_A = 125^\circ\text{C}$
	$ CM_L $	100	180		kV/μs	$V_{IX} = 0$ V, $V_{CM} \geq 1000$ V, $T_A = 125^\circ\text{C}$

<sup>1</sup> Jitter parameters are guaranteed by design and characterization. Values do not include stimulus jitter.

<sup>2</sup> This specification is measured over a population of ~100,000 edges.

<sup>3</sup> Peak-to-peak jitter specifications include jitter due to PWD.

<sup>4</sup> This specification is measured over a population of ~300,000 edges.

<sup>5</sup> Using the following formula:  $t_{JIT(TJ)} = 14 \times t_{JIT(RJ)} + t_{JIT(DJ)}$ .

<sup>6</sup>  $I_{Ox}$  is the Channel x output current, where x = A, B, C, D, E, or F.

<sup>7</sup>  $V_{IXH}$  is the input-side logic high.

<sup>8</sup>  $V_{IXL}$  is the input-side logic low.

<sup>9</sup>  $V_I$  is the voltage input.

<sup>10</sup> N0 refers to the ADuM360N0/ADuM361N0/ADuM362N0/ADuM363N0 models, and N1 refers to the ADuM360N1/ADuM361N1/ADuM362N1/ADuM363N1 models. For more details, see the [Ordering Guide](#) section.

<sup>11</sup> Guaranteed by design and characterization, not subject to production test.

<sup>12</sup>  $|CM_H|$  is the maximum common-mode voltage slew rate that can be sustained while maintaining the voltage output ( $V_O$ ) > 0.8  $V_{DDx}$ .  $|CM_L|$  is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_O > 0.8$  V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

Table 2. Total Supply Current vs. Data Throughput (5 V Operation)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
SUPPLY CURRENT						
ADuM360N						
1 Mbps						
Supply Current Side 1	$I_{DD1}$		6.2	8.1	mA	$C_L = 0$ nF
Supply Current Side 2	$I_{DD2}$		3.8	5.2	mA	$C_L = 0$ nF
25 Mbps						
Supply Current Side 1	$I_{DD1}$		6.8	8.8	mA	$C_L = 0$ nF
Supply Current Side 2	$I_{DD2}$		5.9	7.6	mA	$C_L = 0$ nF

## SPECIFICATIONS

Table 2. Total Supply Current vs. Data Throughput (5 V Operation) (Continued)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
100 Mbps						
Supply Current Side 1	$I_{DD1}$		9.4	11.4	mA	$C_L = 0$ nF
Supply Current Side 2	$I_{DD2}$		12.7	15.2	mA	$C_L = 0$ nF
ADuM361N						
1 Mbps						
Supply Current Side 1	$I_{DD1}$		5.6	8.2	mA	$C_L = 0$ nF
Supply Current Side 2	$I_{DD2}$		4.1	6.0	mA	$C_L = 0$ nF
25 Mbps						
Supply Current Side 1	$I_{DD1}$		6.6	9.2	mA	$C_L = 0$ nF
Supply Current Side 2	$I_{DD2}$		6.0	8.6	mA	$C_L = 0$ nF
100 Mbps						
Supply Current Side 1	$I_{DD1}$		9.8	13.4	mA	$C_L = 0$ nF
Supply Current Side 2	$I_{DD2}$		12.1	17.2	mA	$C_L = 0$ nF
ADuM362N						
1 Mbps						
Supply Current Side 1	$I_{DD1}$		5.3	7.5	mA	$C_L = 0$ nF
Supply Current Side 2	$I_{DD2}$		4.5	6.4	mA	$C_L = 0$ nF
25 Mbps						
Supply Current Side 1	$I_{DD1}$		6.4	8.7	mA	$C_L = 0$ nF
Supply Current Side 2	$I_{DD2}$		6.2	8.5	mA	$C_L = 0$ nF
100 Mbps						
Supply Current Side 1	$I_{DD1}$		10.4	13.9	mA	$C_L = 0$ nF
Supply Current Side 2	$I_{DD2}$		11.5	16.8	mA	$C_L = 0$ nF
ADuM363N						
1 Mbps						
Supply Current Side 1	$I_{DD1}$		4.9	6.9	mA	$C_L = 0$ nF
Supply Current Side 2	$I_{DD2}$		4.8	6.9	mA	$C_L = 0$ nF
25 Mbps						
Supply Current Side 1	$I_{DD1}$		6.4	8.3	mA	$C_L = 0$ nF
Supply Current Side 2	$I_{DD2}$		6.2	8.3	mA	$C_L = 0$ nF
100 Mbps						
Supply Current Side 1	$I_{DD1}$		10.9	13.8	mA	$C_L = 0$ nF
Supply Current Side 2	$I_{DD2}$		11	13.8	mA	$C_L = 0$ nF

## SPECIFICATIONS

## 3.3 V Operation

All typical specifications are at  $T_A = 25^\circ\text{C}$ ,  $V_{DD1} = V_{DD2} = 3.3\text{ V}$ . Minimum/maximum specifications apply over the entire recommended operation range:  $3.0\text{ V} \leq V_{DD1} \leq 3.6\text{ V}$ ,  $3.0\text{ V} \leq V_{DD2} \leq 3.6\text{ V}$ , and  $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ , unless otherwise noted. Switching specifications are tested with  $C_L = 15\text{ pF}$  and CMOS signal levels, unless otherwise noted. Supply currents are specified with 50% duty-cycle signals.

Table 3. Electrical Characteristics (3.3 V Operation)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
<b>TIMING SPECIFICATIONS</b>						
Pulse Width	PW	10			ns	Within PWD limit
Data Rate		100			Mbps	Within PWD limit
Propagation Delay	$t_{PHL}$ , $t_{PLH}$		6.6	10	ns	50% input to 50% output
Pulse-Width Distortion	PWD		0.5	3	ns	$ t_{PLH} - t_{PHL} $
Change vs. Temperature			6.5		ps/ $^\circ\text{C}$	
Propagation Delay Skew	$t_{PSK}$			4.2	ns	Between any two units at the same temperature, voltage, and load
Channel Matching						
Codirectional	$t_{PSKCD}$		0.5	3.0	ns	
Opposing Direction	$t_{PSKOD}$		0.5	3.0	ns	
Jitter <sup>1</sup>						For more details, see the <a href="#">Jitter Measurement</a> section, all channels switching
Random Jitter, RMS ( $1\sigma$ ) <sup>2</sup>	$t_{JIT(RJ)}$		7.1		ps	1 MHz clock input
Deterministic Jitter, Peak-to-Peak <sup>3,4</sup>	$t_{JIT(DJ)}$		124		ps	100 Mbps, 2 <sup>15</sup> - 1 PRBS input
Total Jitter, Peak-to-Peak, at Bit Error Rate (BER) $1 \times 10^{-12}$	$t_{JIT(TJ)}$					100 Mbps, 2 <sup>15</sup> - 1 PRBS input <sup>5</sup>
Without Crosstalk			232		ps	Single channel switching
With Crosstalk			257		ps	All channels switching
<b>DC SPECIFICATIONS</b>						
Input Threshold Voltage						$V_{IX}$
Logic High	$V_{IH}$	$0.7 \times V_{DDX}$			V	
Logic Low	$V_{IL}$			$0.3 \times V_{DDX}$	V	
Input Hysteresis	$V_{HYS}$		0.7		V	$V_{IH} - V_{IL}$
Output Voltage						
Logic High	$V_{OH}$	$V_{DDX} - 0.1$ $V_{DDX} - 0.4$	$V_{DDX}$ $V_{DDX} - 0.2$		V	$I_{OX}^6 = -20\ \mu\text{A}$ , $V_{IX} = V_{IXH}^7$ $I_{OX}^6 = -2\ \text{mA}$ , $V_{IX} = V_{IXH}^7$
Logic Low	$V_{OL}$		0.0 0.2	0.1 0.4	V	$I_{OX}^6 = 20\ \mu\text{A}$ , $V_{IX} = V_{IXL}^8$ $I_{OX}^6 = 2\ \text{mA}$ , $V_{IX} = V_{IXL}^8$
Input Current per Channel	$I_I$	-10	+0.01	+10	$\mu\text{A}$	$0\text{ V} \leq V_{IX} \leq V_{DDX}$
Quiescent Supply Current						
ADuM360N						
$I_{DD1(Q)}$			1.0	1.3	mA	$V_I^9 = 0\ (N0)$ , 1 (N1) <sup>10</sup>
$I_{DD2(Q)}$			2.2	3.3	mA	$V_I^9 = 0\ (N0)$ , 1 (N1) <sup>10</sup>
$I_{DD1(Q)}$			11.1	14.4	mA	$V_I^9 = 1\ (N0)$ , 0 (N1) <sup>10</sup>
$I_{DD2(Q)}$			4.8	6.6	mA	$V_I^9 = 1\ (N0)$ , 0 (N1) <sup>10</sup>
ADuM361N						
$I_{DD1(Q)}$			1.2	1.9	mA	$V_I^9 = 0\ (N0)$ , 1 (N1) <sup>10</sup>
$I_{DD2(Q)}$			2.0	3.1	mA	$V_I^9 = 0\ (N0)$ , 1 (N1) <sup>10</sup>
$I_{DD1(Q)}$			10.2	14.0	mA	$V_I^9 = 1\ (N0)$ , 0 (N1) <sup>10</sup>
$I_{DD2(Q)}$			5.7	8.2	mA	$V_I^9 = 1\ (N0)$ , 0 (N1) <sup>10</sup>
ADuM362N						
$I_{DD1(Q)}$			1.3	2.2	mA	$V_I^9 = 0\ (N0)$ , 1 (N1) <sup>10</sup>

## SPECIFICATIONS

Table 3. Electrical Characteristics (3.3 V Operation) (Continued)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
ADuM363N	$I_{DD2}$ (Q)		1.8	2.8	mA	$V_I^9 = 0$ (N0), 1 (N1) <sup>10</sup>
	$I_{DD1}$ (Q)		8.7	12.2	mA	$V_I^9 = 1$ (N0), 0 (N1) <sup>10</sup>
	$I_{DD2}$ (Q)		6.8	9.5	mA	$V_I^9 = 1$ (N0), 0 (N1) <sup>10</sup>
	$I_{DD1}$ (Q)		1.6	2.5	mA	$V_I^9 = 0$ (N0), 1 (N1) <sup>10</sup>
	$I_{DD2}$ (Q)		1.6	2.5	mA	$V_I^9 = 0$ (N0), 1 (N1) <sup>10</sup>
	$I_{DD1}$ (Q)		8.2	10.8	mA	$V_I^9 = 1$ (N0), 0 (N1) <sup>10</sup>
	$I_{DD2}$ (Q)		7.7	10.8	mA	$V_I^9 = 1$ (N0), 0 (N1) <sup>10</sup>
Dynamic Supply Current						
Dynamic Input	$I_{DDI}$ (D)		0.026		mA/Mbps	Inputs switching, 50% duty cycle, ADuM360N
Dynamic Output	$I_{DDO}$ (D)		0.061		mA/Mbps	Inputs switching, 50% duty cycle, ADuM360N, $C_L = 0$ nF
Undervoltage Lockout	UVLO					
Positive $V_{DDx}$ Threshold	$V_{UVLO+}$		2.0	2.2	V	Rising supply voltage enable threshold
Negative $V_{DDx}$ Threshold	$V_{UVLO-}$	1.7	1.8		V	Falling supply voltage lockout threshold
$V_{DDx}$ Hysteresis	$V_{UVLO\_HYS}$		0.2		V	UVLO hysteresis
UVLO Release Time	$t_{UVLO}$		60		$\mu$ s	UVLO release delay after $V_{UVLO+}$ threshold
AC SPECIFICATIONS						
Output Rise/Fall Time	$t_R/t_F$		2.5		ns	10% to 90%
Common-Mode Transient Immunity <sup>11, 12</sup>	$ CM_H $	100	180		kV/ $\mu$ s	$V_{Ix} = V_{DDx}$ , $V_{CM} \geq 1000$ V, $T_A = 125^\circ\text{C}$
	$ CM_L $	100	180		kV/ $\mu$ s	$V_{Ix} = 0$ V, $V_{CM} \geq 1000$ V, $T_A = 125^\circ\text{C}$

<sup>1</sup> Jitter parameters are guaranteed by design and characterization. Values do not include stimulus jitter.

<sup>2</sup> This specification is measured over a population of ~100,000 edges.

<sup>3</sup> Peak-to-peak jitter specifications include jitter due to PWD.

<sup>4</sup> This specification is measured over a population of ~300,000 edges.

<sup>5</sup> Using the following formula:  $t_{JIT(TJ)} = 14 \times t_{JIT(RJ)} + t_{JIT(DJ)}$ .

<sup>6</sup>  $I_{Ox}$  is the Channel x output current, where x = A, B, C, D, E, or F.

<sup>7</sup>  $V_{IxH}$  is the input-side logic high.

<sup>8</sup>  $V_{IxL}$  is the input-side logic low.

<sup>9</sup>  $V_I$  is the voltage input.

<sup>10</sup> N0 refers to ADuM360N0/ADuM361N0/ADuM362N0/ADuM363N0 models, and N1 refers to ADuM360N1/ADuM361N1/ADuM362N1/ADuM363N1 models. For more details, see the [Ordering Guide](#) section.

<sup>11</sup> Guaranteed by design and characterization, not subject to production test.

<sup>12</sup>  $|CM_H|$  is the maximum common-mode voltage slew rate that can be sustained while maintaining the voltage output ( $V_O$ ) > 0.8  $V_{DDx}$ .  $|CM_L|$  is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_O > 0.8$  V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

Table 4. Total Supply Current vs. Data Throughput (3.3 V Operation)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
SUPPLY CURRENT						
ADuM360N						
1 Mbps						
Supply Current Side 1	$I_{DD1}$		6.1	8.0	mA	$C_L = 0$ nF
Supply Current Side 2	$I_{DD2}$		3.7	5.0	mA	$C_L = 0$ nF
25 Mbps						
Supply Current Side 1	$I_{DD1}$		6.7	8.5	mA	$C_L = 0$ nF
Supply Current Side 2	$I_{DD2}$		5.13	6.6	mA	$C_L = 0$ nF
100 Mbps						
Supply Current Side 1	$I_{DD1}$		8.7	10.6	mA	$C_L = 0$ nF

## SPECIFICATIONS

Table 4. Total Supply Current vs. Data Throughput (3.3 V Operation) (Continued)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Supply Current Side 2 ADuM361N	$I_{DD2}$		9.5	11.6	mA	$C_L = 0$ nF
1 Mbps						
Supply Current Side 1	$I_{DD1}$		5.7	7.8	mA	$C_L = 0$ nF
Supply Current Side 2	$I_{DD2}$		4.0	5.7	mA	$C_L = 0$ nF
25 Mbps						
Supply Current Side 1	$I_{DD1}$		6.5	8.4	mA	$C_L = 0$ nF
Supply Current Side 2	$I_{DD2}$		5.23	7.4	mA	$C_L = 0$ nF
100 Mbps						
Supply Current Side 1	$I_{DD1}$		9.1	11.3	mA	$C_L = 0$ nF
Supply Current Side 2	$I_{DD2}$		9.3	13.3	mA	$C_L = 0$ nF
ADuM362N						
1 Mbps						
Supply Current Side 1	$I_{DD1}$		5.3	7.2	mA	$C_L = 0$ nF
Supply Current Side 2	$I_{DD2}$		4.5	6.2	mA	$C_L = 0$ nF
25 Mbps						
Supply Current Side 1	$I_{DD1}$		6.2	8.1	mA	$C_L = 0$ nF
Supply Current Side 2	$I_{DD2}$		5.7	7.4	mA	$C_L = 0$ nF
100 Mbps						
Supply Current Side 1	$I_{DD1}$		9.1	11.5	mA	$C_L = 0$ nF
Supply Current Side 2	$I_{DD2}$		9.4	12.7	mA	$C_L = 0$ nF
ADuM363N						
1 Mbps						
Supply Current Side 1	$I_{DD1}$		5	6.7	mA	$C_L = 0$ nF
Supply Current Side 2	$I_{DD2}$		4.7	6.7	mA	$C_L = 0$ nF
25 Mbps						
Supply Current Side 1	$I_{DD1}$		6.0	7.7	mA	$C_L = 0$ nF
Supply Current Side 2	$I_{DD2}$		5.7	7.7	mA	$C_L = 0$ nF
100 Mbps						
Supply Current Side 1	$I_{DD1}$		9.4	11.6	mA	$C_L = 0$ nF
Supply Current Side 2	$I_{DD2}$		9	11.6	mA	$C_L = 0$ nF

## SPECIFICATIONS

## 2.5 V Operation

All typical specifications are at  $T_A = 25^\circ\text{C}$ ,  $V_{DD1} = V_{DD2} = 2.5\text{ V}$ . Minimum/maximum specifications apply over the entire recommended operation range:  $2.25\text{ V} \leq V_{DD1} \leq 2.75\text{ V}$ ,  $2.25\text{ V} \leq V_{DD2} \leq 2.75\text{ V}$ ,  $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ , unless otherwise noted. Switching specifications are tested with  $C_L = 15\text{ pF}$  and CMOS signal levels, unless otherwise noted. Supply currents are specified with 50% duty-cycle signals.

Table 5. Electrical Characteristics (2.5 V Operation)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
<b>TIMING SPECIFICATIONS</b>						
Pulse Width	PW	10			ns	Within PWD limit
Data Rate		100			Mbps	Within PWD limit
Propagation Delay	$t_{PHL}$ , $t_{PLH}$		7.2	14	ns	50% input to 50% output
Pulse Width Distortion	PWD		0.3	4.5	ns	$ t_{PLH} - t_{PHL} $
Change vs. Temperature			9.0		ps/ $^\circ\text{C}$	
Propagation Delay Skew	$t_{PSK}$			4.6	ns	Between any two units at the same temperature, voltage, and load
Channel Matching						
Codirectional	$t_{PSKCD}$		0.4	5.0	ns	
Opposing Direction	$t_{PSKOD}$		0.4	5.0	ns	
Jitter <sup>1</sup>						For more details, see the <a href="#">Jitter Measurement</a> section
Random Jitter, RMS ( $1\sigma$ ) <sup>2</sup>	$t_{JIT(RJ)}$		8.7		ps	1 MHz clock input, all channels switching
Deterministic Jitter, Peak to Peak <sup>3, 4</sup>	$t_{JIT(DJ)}$		172		ps	100 Mbps, $2^{15} - 1$ PRBS
Total Jitter, Peak to Peak, at Bit Error Rate (BER) $1 \times 10^{-12}$	$t_{JIT(TJ)}$					100 Mbps, $2^{15} - 1$ PRBS <sup>5</sup>
Without Crosstalk			309		ps	Single channel switching
With Crosstalk			424		ps	All channels switching
<b>DC SPECIFICATIONS</b>						
Input Threshold Voltage						
Logic High	$V_{IH}$	$0.7 \times V_{DDx}$			V	
Logic Low	$V_{IL}$			$0.3 \times V_{DDx}$	V	
Input Hysteresis	$V_{HYS}$		0.65		V	$V_{IH} - V_{IL}$
Output Voltage						
Logic High	$V_{OH}$	$V_{DDx} - 0.1$ $V_{DDx} - 0.4$	$V_{DDx}$ $V_{DDx} - 0.2$		V	$I_{Ox}^6 = -20\ \mu\text{A}$ , $V_{Ix} = V_{IxH}^7$ $I_{Ox}^6 = -2\ \text{mA}$ , $V_{Ix} = V_{IxH}^7$
Logic Low	$V_{OL}$		0.0 0.2	0.1 0.4	V	$I_{Ox}^6 = 20\ \mu\text{A}$ , $V_{Ix} = V_{IxL}^8$ $I_{Ox}^6 = 2\ \text{mA}$ , $V_{Ix} = V_{IxL}^8$
Input Current per Channel	$I_I$	-10	+0.01	+10	$\mu\text{A}$	$0\text{ V} \leq V_{Ix} \leq V_{DDx}$
Quiescent Supply Current						
ADuM360N						
$I_{DD1(Q)}$			1.0	1.4	mA	$V_I^9 = 0\ (N0), 1\ (N1)^{10}$
$I_{DD2(Q)}$			2.2	3.3	mA	$V_I^9 = 0\ (N0), 1\ (N1)^{10}$
$I_{DD1(Q)}$			11.2	14.6	mA	$V_I^9 = 1\ (N0), 0\ (N1)^{10}$
$I_{DD2(Q)}$			4.8	6.7	mA	$V_I^9 = 1\ (N0), 0\ (N1)^{10}$
ADuM361N						
$I_{DD1(Q)}$			1.2	1.9	mA	$V_I^9 = 0\ (N0), 1\ (N1)^{10}$
$I_{DD2(Q)}$			2.0	3.3	mA	$V_I^9 = 0\ (N0), 1\ (N1)^{10}$
$I_{DD1(Q)}$			10.2	14.1	mA	$V_I^9 = 1\ (N0), 0\ (N1)^{10}$
$I_{DD2(Q)}$			5.7	8.2	mA	$V_I^9 = 1\ (N0), 0\ (N1)^{10}$
ADuM362N						
$I_{DD1(Q)}$			1.4	2.2	mA	$V_I^9 = 0\ (N0), 1\ (N1)^{10}$

## SPECIFICATIONS

Table 5. Electrical Characteristics (2.5 V Operation) (Continued)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
ADuM363N	$I_{DD2}$ (Q)		1.8	2.8	mA	$V_I^9 = 0$ (N0), 1 (N1) <sup>10</sup>
	$I_{DD1}$ (Q)		8.7	12.2	mA	$V_I^9 = 1$ (N0), 0 (N1) <sup>10</sup>
	$I_{DD2}$ (Q)		6.8	9.8	mA	$V_I^9 = 1$ (N0), 0 (N1) <sup>10</sup>
	$I_{DD1}$ (Q)		1.6	2.6	mA	$V_I^9 = 0$ (N0), 1 (N1) <sup>10</sup>
	$I_{DD2}$ (Q)		1.6	2.6	mA	$V_I^9 = 0$ (N0), 1 (N1) <sup>10</sup>
	$I_{DD1}$ (Q)		8.2	10.9	mA	$V_I^9 = 1$ (N0), 0 (N1) <sup>10</sup>
	$I_{DD2}$ (Q)		7.7	10.9	mA	$V_I^9 = 1$ (N0), 0 (N1) <sup>10</sup>
Dynamic Supply Current						
Dynamic Input	$I_{DDI}$ (D)		0.026		mA/Mbps	Inputs switching, 50% duty cycle, ADuM360N
Dynamic Output	$I_{DDO}$ (D)		0.050		mA/Mbps	Inputs switching, 50% duty cycle, ADuM360N
Undervoltage Lockout						
Positive $V_{DDx}$ Threshold	$V_{UVLO+}$		2.0	2.2	V	Rising supply voltage enable threshold
Negative $V_{DDx}$ Threshold	$V_{UVLO-}$	1.7	1.8		V	Falling supply voltage lockout threshold
$V_{DDx}$ Hysteresis	$V_{UVLO\_HYS}$		0.2		V	UVLO hysteresis
UVLO Release Time	$t_{UVLO}$		60		μs	UVLO release delay after $V_{UVLO+}$ threshold
AC SPECIFICATIONS						
Output Rise/Fall Time	$t_R/t_F$		2.5		ns	10% to 90%
Common-Mode Transient Immunity <sup>11, 12</sup>	$ CM_H $	100	180		kV/μs	$V_{IX} = V_{DDx}$ , $V_{CM} \geq 1000$ V, $T_A = 125^\circ\text{C}$
	$ CM_L $	100	180		kV/μs	$V_{IX} = 0$ V, $V_{CM} \geq 1000$ V, $T_A = 125^\circ\text{C}$

<sup>1</sup> Jitter parameters are guaranteed by design and characterization. Values do not include stimulus jitter.

<sup>2</sup> This specification is measured over a population of ~100,000 edges.

<sup>3</sup> Peak-to-peak jitter specifications include jitter due to PWD.

<sup>4</sup> This specification is measured over a population of ~300,000 edges.

<sup>5</sup> Using the following formula:  $t_{JIT(TJ)} = 14 \times t_{JIT(RJ)} + t_{JIT(DJ)}$ .

<sup>6</sup>  $I_{Ox}$  is the Channel x output current, where x = A, B, C, D, E, or F.

<sup>7</sup>  $V_{IXH}$  is the input-side logic high.

<sup>8</sup>  $V_{IXL}$  is the input-side logic low.

<sup>9</sup>  $V_I$  is the voltage input.

<sup>10</sup> N0 refers to ADuM360N0/ADuM361N0/ADuM362N0/ADuM363N0 models, and N1 refers to ADuM360N1/ADuM361N1/ADuM362N1/ADuM363N1 models. For more details, see the [Ordering Guide](#) section.

<sup>11</sup> Guaranteed by design and characterization, not subject to production test.

<sup>12</sup>  $|CM_H|$  is the maximum common-mode voltage slew rate that can be sustained while maintaining the voltage output ( $V_O$ ) > 0.8  $V_{DDx}$ .  $|CM_L|$  is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_O > 0.8$  V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

Table 6. Total Supply Current vs. Data Throughput (2.5 V Operation)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
SUPPLY CURRENT						
ADuM360N						
1 Mbps						
Supply Current Side 1	$I_{DD1}$		6.0	8.0	mA	$C_L = 0$ nF
Supply Current Side 2	$I_{DD2}$		3.7	5.0	mA	$C_L = 0$ nF
25 Mbps						
Supply Current Side 1	$I_{DD1}$		6.7	8.4	mA	$C_L = 0$ nF
Supply Current Side 2	$I_{DD2}$		4.7	6.3	mA	$C_L = 0$ nF
100 Mbps						
Supply Current Side 1	$I_{DD1}$		8.4	10.6	mA	$C_L = 0$ nF
Supply Current Side 2	$I_{DD2}$		8.2	10.2	mA	$C_L = 0$ nF

## SPECIFICATIONS

Table 6. Total Supply Current vs. Data Throughput (2.5 V Operation) (Continued)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
ADuM361N						
1 Mbps						
Supply Current Side 1	$I_{DD1}$		5.7	7.8	mA	$C_L = 0$ nF
Supply Current Side 2	$I_{DD2}$		4.0	5.7	mA	$C_L = 0$ nF
25 Mbps						
Supply Current Side 1	$I_{DD1}$		6.4	8.6	mA	$C_L = 0$ nF
Supply Current Side 2	$I_{DD2}$		4.9	7.2	mA	$C_L = 0$ nF
100 Mbps						
Supply Current Side 1	$I_{DD1}$		8.6	11.3	mA	$C_L = 0$ nF
Supply Current Side 2	$I_{DD2}$		8.2	12.0	mA	$C_L = 0$ nF
ADuM362N						
1 Mbps						
Supply Current Side 1	$I_{DD1}$		5.1	7.2	mA	$C_L = 0$ nF
Supply Current Side 2	$I_{DD2}$		4.5	6.1	mA	$C_L = 0$ nF
25 Mbps						
Supply Current Side 1	$I_{DD1}$		5.7	7.9	mA	$C_L = 0$ nF
Supply Current Side 2	$I_{DD2}$		5.3	7.1	mA	$C_L = 0$ nF
100 Mbps						
Supply Current Side 1	$I_{DD1}$		8.4	10.4	mA	$C_L = 0$ nF
Supply Current Side 2	$I_{DD2}$		8.2	10.2	mA	$C_L = 0$ nF
ADuM363N						
1 Mbps						
Supply Current Side 1	$I_{DD1}$		5	6.7	mA	$C_L = 0$ nF
Supply Current Side 2	$I_{DD2}$		4.7	6.7	mA	$C_L = 0$ nF
25 Mbps						
Supply Current Side 1	$I_{DD1}$		5.8	7.8	mA	$C_L = 0$ nF
Supply Current Side 2	$I_{DD2}$		5.5	7.8	mA	$C_L = 0$ nF
100 Mbps						
Supply Current Side 1	$I_{DD1}$		8.6	11.0	mA	$C_L = 0$ nF
Supply Current Side 2	$I_{DD2}$		8.2	11.0	mA	$C_L = 0$ nF

## SPECIFICATIONS

## INSULATION SPECIFICATIONS

The ADuM360N/ADuM361N/ADuM362N/ADuM363N are suitable for "safe electrical insulation" only within the safety limiting ratings. Compliance with the safety limiting ratings shall be ensured by means of suitable protective circuits.

**Table 7. RW-16 Wide Body [SOIC\_W] Package Insulation Characteristics (Pending)**

Parameter	Symbol	Value	Unit	Test Conditions/Comments
<b>GENERAL</b>				
Minimum External Clearance Distance	CLR	8.0	mm	Measured from input terminals to output terminals, shortest distance through air per IEC 60664-1
Minimum External Creepage Distance	CRP	8.0	mm	Measured from input terminals to output terminals, shortest distance along body per IEC 60664-1
Distance Through Insulation	DTI	34	µm	Minimum internal
Comparative Tracking Index	CTI	>600	V	Per IEC 60112
Material Group		I		Per IEC 60664-1
Overvoltage Category per IEC 60664-1		I to IV I to III		Rated mains voltage ≤ 600 V rms Rated mains voltage ≤ 1000 V rms
<b>SAFETY LIMITING VALUES</b>				
Maximum Ambient Safety Temperature	T <sub>S</sub>	150	°C	
Maximum Junction Temperature, Safety	T <sub>JMAX,S</sub>	150	°C	Maximum junction temperature for isolation barrier safety
Maximum Total Power Dissipation	P <sub>TOT</sub>	2.06	W	T <sub>A</sub> ≤ 25°C, P <sub>TOT</sub> = P <sub>SI</sub> = P <sub>SO</sub>
Derating Above Ambient (T <sub>A</sub> )		16.5	mW/°C	T <sub>A</sub> > 25°C, see <a href="#">Figure 5</a>
Junction-to-Air Thermal Impedance	θ <sub>JA</sub>	60.6	°C/W	See <a href="#">Table 15</a>
<b>IEC 60747-17 (REINFORCED INSULATION)</b>				
Maximum Repetitive Peak Isolation Voltage	V <sub>IORM</sub>	1173	V peak	
Maximum Isolation Working Voltage	V <sub>IOWM</sub>	830	V rms	AC voltage, end of life test, f = 60 Hz
		1173	V peak	DC voltage
Maximum Transient Isolation Voltage	V <sub>IOTM</sub>	8000	V peak	V <sub>TEST</sub> ≥ 1.2 × V <sub>IOTM</sub> , t = 1 s (100% production)
Maximum Impulse Voltage	V <sub>IMP</sub>	8000	V peak	Surge voltage in air, waveform per IEC 61000-4-5
Maximum Surge Isolation Voltage	V <sub>IOSM</sub>	16000	V peak	V <sub>TEST</sub> ≥ 1.3 × V <sub>IMP</sub> minimum 10 kV (type test), tested in oil, waveform per IEC 61000-4-5
Apparent Charge	q <sub>pd</sub>	≤5	pC	Method a (sample test), V <sub>ini</sub> = V <sub>IOTM</sub> , t <sub>ini</sub> = 60 s, V <sub>pd(m)</sub> = 1.6 × V <sub>IORM</sub> , t <sub>m</sub> = 10 s Method b1 (100% production), V <sub>ini</sub> ≥ 1.2 × V <sub>IOTM</sub> , t <sub>ini</sub> = 1 s, V <sub>pd(m)</sub> = 1.875 × V <sub>IORM</sub> , t <sub>m</sub> = 1 s
Resistance (Input to Output) <sup>1</sup>	R <sub>IO</sub>	>10 <sup>11</sup>	Ω	T <sub>A</sub> = 25°C, V <sub>TEST</sub> = 500 V DC, t = 60 s
	R <sub>IO_S</sub>	>10 <sup>9</sup>	Ω	T <sub>A</sub> = T <sub>S</sub> , V <sub>TEST</sub> = 500 V DC, t = 60 s
Capacitance (Input to Output) <sup>1</sup>	C <sub>I-O</sub>	4	pF	f <sub>TEST</sub> = 1 MHz
Climatic Category		40/125/21		
Pollution Degree		2		Per IEC 60664-1
<b>UL 1577</b>				
Maximum Withstanding Isolation Voltage	V <sub>ISO</sub>	5700	V rms	V <sub>TEST</sub> = 1.2 × V <sub>ISO</sub> , t = 1 s (100% production)

<sup>1</sup> Device measured as a 2-terminal device with Pin 1 to Pin 8 connected and Pin 9 to Pin 16 connected.

## SPECIFICATIONS




Figure 5. Thermal Derating Curve for 16-Lead Wide Body SOIC\_W (RW-16), Dependence of Safety Limiting Power with Ambient Temperature per IEC 60747-17

Table 8. RQ-16 [QSOP] Package Insulation Characteristics

Parameter	Symbol	Value	Unit	Test Conditions/Comments
<b>GENERAL</b>				
Minimum External Clearance Distance	CLR	3.5	mm	Measured from input terminals to output terminals, shortest distance through air per IEC 60664-1
Minimum External Creepage Distance	CRP	3.5	mm	Measured from input terminals to output terminals, shortest distance along body per IEC 60664-1
Distance Through Insulation	DTI	34	μm	Minimum internal
Comparative Tracking Index	CTI	>600	V	Per IEC 60112
Material Group		I		Per IEC 60664-1
Overtoltage Category per IEC 60664-1		I to IV I to III		Rated mains voltage ≤ 150 V rms Rated mains voltage ≤ 300 V rms
<b>SAFETY LIMITING VALUES</b>				
Maximum Ambient Safety Temperature	$T_S$	150	°C	
Maximum Junction Temperature, Safety	$T_{JMAX,S}$	150	°C	Maximum junction temperature for isolation barrier safety
Maximum Total Power Dissipation	$P_{TOT}$	1.42	W	$T_A \leq 25^\circ\text{C}$ , $P_{TOT} = P_{SI} = P_{SO}$
Derating Above Ambient ( $T_A$ )		11.4	mW/°C	$T_A > 25^\circ\text{C}$ , see Figure 6
Junction-to-Air Thermal Impedance	$\theta_{JA}$	88.3	°C/W	See Table 15
<b>IEC 60747-17 (REINFORCED INSULATION)</b>				
Maximum Repetitive Peak Isolation Voltage	$V_{IORM}$	636	V peak	
Maximum Isolation Working Voltage	$V_{IOWM}$	450	V rms	AC voltage, end of life test, $f = 60$ Hz
		636	V peak	DC voltage
Maximum Transient Isolation Voltage	$V_{IOTM}$	4242	V peak	$V_{TEST} \geq 1.2 \times V_{IOTM}$ , $t = 1$ s (100% production)
Maximum Impulse Voltage	$V_{IMP}$	4000	V peak	Surge voltage in air, waveform per IEC 61000-4-5
Maximum Surge Isolation Voltage	$V_{IOSM}$	10000	V peak	$V_{TEST} \geq 1.3 \times V_{IMP}$ minimum 10 kV (type test), tested in oil, waveform per IEC 61000-4-5
Apparent Charge	$q_{pd}$	≤5	pC	Method a (sample test), $V_{ini} = V_{IOTM}$ , $t_{ini} = 60$ s, $V_{pd(m)} = 1.6 \times V_{IORM}$ , $t_m = 10$ s Method b1 (100% production), $V_{ini} \geq 1.2 \times V_{IOTM}$ , $t_{ini} = 1$ s, $V_{pd(m)} = 1.875 \times V_{IORM}$ , $t_m = 1$ s
Resistance (Input to Output) <sup>1</sup>	$R_{IO}$	>10 <sup>11</sup>	Ω	$T_A = 25^\circ\text{C}$ , $V_{TEST} = 500$ V DC, $t = 60$ s
	$R_{IO,S}$	>10 <sup>9</sup>	Ω	$T_A = T_S$ , $V_{TEST} = 500$ V DC, $t = 60$ s
Capacitance (Input to Output) <sup>1</sup>	$C_{I-O}$	4	pF	$f_{TEST} = 1$ MHz
Climatic Category		40/125/21		
Pollution Degree		2		Per IEC 60664-1

## SPECIFICATIONS

Table 8. RQ-16 [QSOP] Package Insulation Characteristics (Continued)

Parameter	Symbol	Value	Unit	Test Conditions/Comments
UL 1577 Maximum Withstanding Isolation Voltage	$V_{ISO}$	3000	V rms	$V_{TEST} = 1.2 \times V_{ISO}$ , $t = 1$ s (100% production)

<sup>1</sup> Device measured as a 2-terminal device with Pin 1 to Pin 8 connected and Pin 9 to Pin 16 connected.




Figure 6. Thermal Derating Curve for 16-Lead QSOP (RQ-16), Dependence of Safety Limiting Power with Ambient Temperature per IEC 60747-17

## SPECIFICATIONS

## REGULATORY INFORMATION

The ADuM360N/ADuM361N/ADuM362N/ADuM363N have been approved by the organizations listed in [Table 9](#) and [Table 10](#). Copies of the relevant certificates are available at [Safety and Regulatory Certifications for Digital Isolation](#).

**Table 9. RW-16 [SOIC\_W] Package Certifications**

Regulatory Agency	Standard Certification/Approval	File or Certificate Number
UL	UL1577 Single protection, 5700 V rms isolation voltage	File E214100
TÜV Süd (Pending)	DIN EN IEC 60747-17 (VDE 0884-17) Reinforced insulation at 1173 V peak EN 62368-1 Basic insulation at 800 V rms Reinforced insulation at 400 V rms	Certificate Pending  Certificate Pending
CSA <sup>1</sup> (Pending)	IEC/EN/CSA 62368-1 Basic insulation at 800 V rms Reinforced insulation at 400 V rms IEC/CSA 60601-1 1× MOPP 500 V rms 2× MOPP 250 V rms IEC/CSA 61010-1 Basic insulation at 600 V rms Reinforced insulation at 300 V rms	File Pending
CQC (Pending)	CQC GB4943.1 Basic insulation at 800 V rms Reinforced insulation at 400 V rms	Certificate Pending

<sup>1</sup> Working voltages are quoted for Pollution Degree 2, Material Group III and Overvoltage Category II except where otherwise specified. ADuM360N/ADuM361N/ADuM362N/ADuM363N case material has been evaluated by CSA as Material Group I.

**Table 10. RQ-16 [QSOP] Package Certifications**

Regulatory Agency	Standard Certification/Approval	File or Certificate Number
UL	UL1577 Single protection, 3000 V rms isolation voltage	File E214100
TÜV Süd	DIN EN IEC 60747-17 (VDE 0884-17) Reinforced insulation, 636 V peak EN 62368-1 Basic insulation at 350 V rms Reinforced insulation at 175 V rms	Certificate B0562320029
CSA <sup>1</sup>	IEC/EN/CSA 62368-1 Basic insulation at 350 V rms Reinforced insulation at 175 V rms IEC/CSA 60601-1 1× MOPP 187 V rms IEC/CSA 61010-1 Basic insulation at 300 V rms Reinforced insulation at 150 V rms	File 205078

**SPECIFICATIONS****Table 10. RQ-16 [QSOP] Package Certifications (Continued)**

Regulatory Agency	Standard Certification/Approval	File or Certificate Number
CQC	CQC GB4943.1 Basic insulation at 300 V rms Reinforced insulation at 150 V rms	Certificate CQC25001489181

<sup>1</sup> Working voltages are quoted for Pollution Degree 2, Material Group III and Overvoltage Category II except where otherwise specified. ADuM360N/ADuM361N/ADuM362N/ADuM363N case material has been evaluated by CSA as Material Group I.

**RECOMMENDED OPERATING CONDITIONS****Table 11. Recommended Operating Conditions**

Parameter	Symbol	Rating
Operating Temperature	$T_A$	-40°C to +125°C
Supply Voltages		
$V_{DD1}$		2.25 V to 5.5 V
$V_{DD2}$		2.25 V to 5.5 V
Input Signal Rise and Fall Times		1.0 ms

## ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$ , unless otherwise noted.

**Table 12. Absolute Maximum Ratings**

Parameter	Rating
Supply Voltages	
$V_{DD1}$ to GND <sub>1</sub>	-0.5 V to +7.0 V
$V_{DD2}$ to GND <sub>2</sub>	-0.5 V to +7.0 V
Input Voltages ( $V_{IA}$ , $V_{IB}$ , $V_{IC}$ , $V_{ID}$ , $V_{IE}$ , $V_{IF}$ ) <sup>1</sup>	-0.5 V to $V_{DD1} + 0.5$ V
Output Voltages ( $V_{OA}$ , $V_{OB}$ , $V_{OC}$ , $V_{OD}$ , $V_{OE}$ , $V_{OF}$ ) <sup>2</sup>	-0.5 V to $V_{DDO} + 0.5$ V
Average Output Current per Pin <sup>3</sup>	
Side 1 Output Current ( $I_{O1}$ )	-10 mA to +10 mA
Side 2 Output Current ( $I_{O2}$ )	-10 mA to +10 mA
Common-Mode Transients <sup>4</sup>	-300 kV/ $\mu\text{s}$ to +300 kV/ $\mu\text{s}$
Temperature	
Storage Range ( $T_{ST}$ )	-65°C to +150°C
Ambient Operating Range ( $T_A$ )	-40°C to +125°C
Moisture Sensitivity Level	MSL3

<sup>1</sup>  $V_{DDI}$  is the input-side supply voltage.

<sup>2</sup>  $V_{DDO}$  is the output-side supply voltage.

<sup>3</sup> For the maximum rated current values for various ambient temperatures, see Figure 6.

<sup>4</sup> Refer to the common-mode transients across the insulation barrier. Common-mode transients exceeding the absolute maximum ratings may cause latchup or permanent damage.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## ELECTROSTATIC DISCHARGE (ESD) RATINGS

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.

Charged device model (CDM) per ANSI/ESDA/JEDEC JS-002.

International electrotechnical commission (IEC) electromagnetic compatibility: Part 4-2 (IEC) per IEC 61000-4-2.

## ESD Ratings for ADuM360N/ADuM361N/ADuM362N/ADuM363N

**Table 13. ESD Ratings, RW-16 [SOIC\_W]**

ESD Model	Withstand Threshold	Class
HBM <sup>1</sup>	±5.5 kV	3A
CDM <sup>1</sup>	±1250 V	C3
IEC <sup>2</sup>	±8000 V	Level 4

<sup>1</sup> With respect to local  $V_{DDx}$  and GND<sub>x</sub> pins.

<sup>2</sup> Across the isolation barrier between GND<sub>1</sub> and GND<sub>2</sub>.

**Table 14. ESD Ratings, RQ-16 [QSOP]**

ESD Model	Withstand Threshold (V)	Class
HBM <sup>1</sup>	±8000	3A
CDM <sup>1</sup>	±1250	C3
IEC <sup>2</sup>	±8000	Level 4

<sup>1</sup> With respect to local  $V_{DDx}$  and GND<sub>x</sub> pins.

<sup>2</sup> Across the isolation barrier between GND<sub>1</sub> and GND<sub>2</sub>.

## ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## THERMAL CHARACTERISTICS

Thermal performance is directly linked to PCB design and operating environment. Careful attention to the PCB thermal design is required.

Thermal resistance and characterization parameter values specified in Table 15 are defined and calculated based on the JEDEC JESD51 standards. For more details on their definition and usage, see JEDEC JESD51-12 and the Thermal Analysis section.

**Table 15. Package Thermal Data**

Package Type <sup>1</sup>	$\theta_{JA}$	$\theta_{JB}$	$\Psi_{JB}$	$\Psi_{JT}$	Unit
SOIC_W (RW-16)	60.6	29.5	30	12.3	°C/W
QSOP (RQ-16)	88.3	59.9	52.4	7.5	°C/W

<sup>1</sup> Thermal impedance simulated values are based on JEDEC 2S2P thermal test board with no vias.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 7. ADuM360N Pin Configuration

Table 16. ADuM360N Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V <sub>DD1</sub>	Supply Voltage for Isolator Side 1. This pin requires a 0.1 μF bypass capacitor.
2	V <sub>IA</sub>	Logic Input A.
3	V <sub>IB</sub>	Logic Input B.
4	V <sub>IC</sub>	Logic Input C.
5	V <sub>ID</sub>	Logic Input D.
6	V <sub>IE</sub>	Logic Input E.
7	V <sub>IF</sub>	Logic Input F.
8	GND <sub>1</sub>	Ground Reference for Isolator Side 1.
9	GND <sub>2</sub>	Ground Reference for Isolator Side 2.
10	V <sub>OF</sub>	Logic Output F.
11	V <sub>OE</sub>	Logic Output E.
12	V <sub>OD</sub>	Logic Output D.
13	V <sub>OC</sub>	Logic Output C.
14	V <sub>OB</sub>	Logic Output B.
15	V <sub>OA</sub>	Logic Output A.
16	V <sub>DD2</sub>	Supply Voltage for Isolator Side 2. This pin requires a 0.1 μF bypass capacitor.




Figure 8. ADuM361N Pin Configuration

Table 17. ADuM361N Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V <sub>DD1</sub>	Supply Voltage for Isolator Side 1. This pin requires a 0.1 μF bypass capacitor.
2	V <sub>IA</sub>	Logic Input A.
3	V <sub>IB</sub>	Logic Input B.
4	V <sub>IC</sub>	Logic Input C.
5	V <sub>ID</sub>	Logic Input D.
6	V <sub>IE</sub>	Logic Input E.
7	V <sub>OF</sub>	Logic Output F.
8	GND <sub>1</sub>	Ground Reference for Isolator Side 1.
9	GND <sub>2</sub>	Ground Reference for Isolator Side 2.
10	V <sub>IF</sub>	Logic Input F.
11	V <sub>OE</sub>	Logic Output E.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

Table 17. ADuM361N Pin Function Descriptions (Continued)

Pin No.	Mnemonic	Description
12	V <sub>OD</sub>	Logic Output D.
13	V <sub>OC</sub>	Logic Output C.
14	V <sub>OB</sub>	Logic Output B.
15	V <sub>OA</sub>	Logic Output A.
16	V <sub>DD2</sub>	Supply Voltage for Isolator Side 2. This pin requires a 0.1 $\mu$ F bypass capacitor.




Figure 9. ADuM362N Pin Configuration

Table 18. ADuM362N Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V <sub>DD1</sub>	Supply Voltage for Isolator Side 1. This pin requires a 0.1 $\mu$ F bypass capacitor.
2	V <sub>IA</sub>	Logic Input A.
3	V <sub>IB</sub>	Logic Input B.
4	V <sub>IC</sub>	Logic Input C.
5	V <sub>ID</sub>	Logic Input D.
6	V <sub>OE</sub>	Logic Output E.
7	V <sub>OF</sub>	Logic Output F.
8	GND <sub>1</sub>	Ground Reference for Isolator Side 1.
9	GND <sub>2</sub>	Ground Reference for Isolator Side 2.
10	V <sub>IF</sub>	Logic Input F.
11	V <sub>IE</sub>	Logic Input E.
12	V <sub>OD</sub>	Logic Output D.
13	V <sub>OC</sub>	Logic Output C.
14	V <sub>OB</sub>	Logic Output B.
15	V <sub>OA</sub>	Logic Output A.
16	V <sub>DD2</sub>	Supply Voltage for Isolator Side 2. This pin requires a 0.1 $\mu$ F bypass capacitor.




Figure 10. ADuM363N Pin Configuration

Table 19. ADuM363N Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V <sub>DD1</sub>	Supply Voltage for Isolator Side 1. This pin requires a 0.1 $\mu$ F bypass capacitor.
2	V <sub>IA</sub>	Logic Input A.
3	V <sub>IB</sub>	Logic Input B.
4	V <sub>IC</sub>	Logic Input C.

**PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS****Table 19. ADuM363N Pin Function Descriptions (Continued)**

Pin No.	Mnemonic	Description
5	V <sub>OD</sub>	Logic Input D.
6	V <sub>OE</sub>	Logic Output E.
7	V <sub>OF</sub>	Logic Output F.
8	GND <sub>1</sub>	Ground Reference for Isolator Side 1.
9	GND <sub>2</sub>	Ground Reference for Isolator Side 2.
10	V <sub>IF</sub>	Logic Input F.
11	V <sub>IE</sub>	Logic Input E.
12	V <sub>ID</sub>	Logic Output D.
13	V <sub>OC</sub>	Logic Output C.
14	V <sub>OB</sub>	Logic Output B.
15	V <sub>OA</sub>	Logic Output A.
16	V <sub>DD2</sub>	Supply Voltage for Isolator Side 2. This pin requires a 0.1 $\mu$ F bypass capacitor.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 11. ADuM360N  $I_{DD1}$  Supply Current vs. Data Rate at Various Voltages




Figure 14. ADuM361N  $I_{DD2}$  Supply Current vs. Data Rate at Various Voltages




Figure 12. ADuM360N  $I_{DD2}$  Supply Current vs. Data Rate at Various Voltages




Figure 15. ADuM362N  $I_{DD1}$  Supply Current vs. Data Rate at Various Voltages




Figure 13. ADuM361N  $I_{DD1}$  Supply Current vs. Data Rate at Various Voltages




Figure 16. ADuM362N  $I_{DD2}$  Supply Current vs. Data Rate at Various Voltages

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 17. ADuM363N  $I_{DD2}$  Supply Current vs. Data Rate at Various Voltages




Figure 19. Propagation Delay,  $t_{PLH}$ ,  $t_{PHL}$  vs. Temperature at Various Voltages




Figure 18. ADuM363N  $I_{DD2}$  Supply Current vs. Data Rate at Various Voltages




Figure 20. Pulse-Width Distortion,  $t_{PWD}$  vs. Temperature at Various Voltages

## THEORY OF OPERATION

The ADuM360N/ADuM361N/ADuM362N/ADuM363N utilize a high frequency carrier to transmit data across the isolation barrier by iCoupler chip-scale transformer coils separated by layers of polyimide isolation. Using an on/off keying (OOK) technique and the differential architecture, as shown in Figure 21 and Figure 22, the ADuM360N/ADuM361N/ADuM362N/ADuM363N have very-low propagation delay and support high speed operation.

There is no interdependency between the  $V_{DD1}$  and  $V_{DD2}$  supplies. The device can simultaneously operate at any voltage within the specified operating ranges and can sequence in any order. This feature enables the isolator to perform voltage translation of 2.5 V, 3.3 V, and 5 V logic. The architecture is designed for high common-mode transient (CMTI) immunity and high immunity to electrical noise and magnetic interference. Radiated emissions are minimized with a spread spectrum OOK carrier and other techniques.

Figure 21 shows the waveforms for the ADuM360N/ADuM361N/ADuM362N/ADuM363N when the condition of the fail-safe output state equal to low, where the carrier waveform is off when the input state is low. If the input side is off or not operating, the low fail-safe output state (ADuM360N0/ADuM361N0/ADuM362N0/ADuM363N0) sets the output to low. For ADuM360N/ADuM361N/ADuM362N/ADuM363N that have a high fail-safe output state, Figure 22 shows the conditions where the carrier waveform is off when the input state is high. When the input side is off or not operating, the high fail-safe output state (ADuM360N1/ADuM361N1/ADuM362N1/ADuM363N1) sets the output to high. For the model numbers that have the fail-safe output state of low or the fail-safe output state of high, see Figure 28.




Figure 21. Operational Block Diagram of a Single-Channel with a Low Fail-Safe Output State




Figure 22. Operational Block Diagram of a Single-Channel with a High Fail-Safe Output State

## THEORY OF OPERATION

## TRUTH TABLE

Table 20. ADuM360N/ADuM361N/ADuM362N/ADuM363N Truth Table (Positive Logic)

$V_{ix}$ Input <sup>1,2</sup>	$V_{DDI}$ State <sup>2</sup>	$V_{DDO}$ State <sup>2</sup>	Default Low (N0), $V_{Ox}$ Output <sup>1,2,3</sup>	Default High (N1), $V_{Ox}$ Output <sup>1,2,3</sup>	Test Conditions/ Comments
L	Powered	Powered	L	L	Normal operation
H	Powered	Powered	H	H	Normal operation
L	Undervoltage	Powered	L	H	Fail-safe output
X <sup>4</sup>	Powered	Undervoltage	Indeterminate	Indeterminate	


<sup>1</sup> L means low, H means high, X means don't care, NC means not connected, and Z means high impedance within one diode drop of  $GND_x$ .

<sup>2</sup>  $V_{ix}$  and  $V_{Ox}$  refer to the input and output signals of a given channel (A, B, C, D, E, or F).  $V_{DDI}$  and  $V_{DDO}$  refer to the supply voltages on the input and output sides of the given channel, respectively.


<sup>3</sup> N0 refers to ADuM360N0/ADuM361N0/ADuM362N0/ADuM363N0 models, and N1 refers to ADuM360N1/ADuM361N1/ADuM362N1/ADuM363N1 models. For more details, see the [Ordering Guide](#) section.

<sup>4</sup> Input pins ( $V_{ix}$  on the same side as an unpowered supply must be in a low state to avoid powering the device through its ESD protection circuitry).

## I/O Schematics

Figure 23.  $V_{IA}$ ,  $V_{IB}$ ,  $V_{IC}$ ,  $V_{ID}$ ,  $V_{IE}$ ,  $V_{IF}$  Input Schematics

020

Figure 24.  $V_{OA}$ ,  $V_{OB}$ ,  $V_{OC}$ ,  $V_{OD}$ ,  $V_{OE}$ ,  $V_{OF}$  Output Schematics

021

## APPLICATIONS INFORMATION

## PRINTED CIRCUIT BOARD (PCB) LAYOUT

The ADuM360N/ADuM361N/ADuM362N/ADuM363N digital isolators require no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins (see Figure 25). Connect the bypass capacitors in between Pin 1 and Pin 8 for  $V_{DD1}$  and between Pin 9 and Pin 16 for  $V_{DD2}$ . The required bypass capacitor value is between 0.01  $\mu\text{F}$  and 0.1  $\mu\text{F}$ . The total lead length between both ends of the capacitor and the input power supply pin must not exceed 10 mm. Low ESR capacitors are important for direct power injection (DPI) and CMTI performance.




Figure 25. Recommended PCB Layout

In applications involving high common-mode transients, ensure that board coupling across the isolation barrier is minimized. Furthermore, design the board layout such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this design can cause voltage differentials between pins exceeding the absolute maximum ratings of the device, thereby leading to latchup or permanent damage (see Table 12).

## PROPAGATION DELAY RELATED PARAMETERS

Propagation delay is a parameter that describes the time required for a logic signal to propagate through a component. The propagation delay to a Logic 0 output may differ from the propagation delay to a Logic 1 output.




Figure 26. Propagation Delay Parameters

PWD is the maximum difference between these two propagation delay values and is an indication of how accurately the timing of the input signal is preserved.

Channel matching is the maximum amount the propagation delay differs between channels within multiple ADuM360N/ADuM361N/ADuM362N/ADuM363N components.

Propagation delay skew is the maximum amount the propagation delay differs between multiple ADuM360N/ADuM361N/ADuM362N/ADuM363N components operating under the same conditions.

## JITTER MEASUREMENT

Figure 27 shows the resulting eye diagram for the ADuM360N/ADuM361N/ADuM362N/ADuM363N. The measurement is taken by using a Keysight 81160A pulse pattern generator at 100 Mbps with a pseudorandom bit sequence (PRBS15) input. Jitter is measured using the Tektronix 6 Series B mixed-signal oscilloscope, with a TAP1500 probe and using the Tektronix jitter and analysis software. The 10% to 90% rise and fall times of the input signal from the generator approximately equals 1.2 ns. The result shows a typical output eye diagram for the ADuM360N/ADuM361N/ADuM362N/ADuM363N. Figure 27 shows the random and deterministic jitter characteristics for a PRBS input.

Total Jitter is evaluated at a BER of  $1 \times 10^{-12}$  and calculated for a PRBS input with and without the effects of crosstalk. The total jitter measurement without crosstalk consists of examining one channels input, while the adjacent channels inputs are grounded. The jitter measurement with crosstalk consists of all channels switching simultaneously at the same rate.




Figure 27. ADuM360N/ADuM361N/ADuM362N/ADuM363N Output-Channel Eye Diagram ( $V_{DD1} = V_{DD2} = 3.3\text{ V}$ , 100 Mbps,  $T_A = 25^\circ\text{C}$ ,  $C_L = 15\text{ pF}$ , PRBS15 Input)

## THERMAL ANALYSIS

The ADuM360N/ADuM361N/ADuM362N/ADuM363N consist of four internal dies attached to a split lead frame with four die attached pads. For the purposes of thermal analysis, the dies are treated as a single thermal unit, with the highest junction temperature reflected in the thermal parameter values in Table 15. The thermal parameter values are based on thermal simulations with the devices mounted on a JEDEC standard, 4-layer board with fine width traces and still air. Under normal operating conditions, the ADuM360N/ADuM361N/ADuM362N/ADuM363N can operate at full load across the full temperature range without derating the output current.

$\theta_{JA}$  and  $\theta_{JB}$  are mainly used to compare the thermal performance of the package of the device with other semiconductor packages when all test conditions listed are similar.  $\theta_{JA}$  and  $\theta_{JB}$  can be used for

## APPLICATIONS INFORMATION

first order approximation of the junction temperature in the system environment.

If an accurate thermal measurement of the board temperature near the device under test or directly on the package top surface operating in the system environment is available along with the corresponding device power dissipation, then using  $\Psi_{JB}$  or  $\Psi_{JT}$  is a more appropriate way to estimate the junction temperature in the system environment. Use  $\Psi_{JB}$  when the temperature measurement point is on the board or  $\Psi_{JT}$  when it is on the package top. The junction temperature is estimated using the following equation:

$$T_J = \psi_{Jx} \times P_d + T_x \quad (1)$$

where:

$P_d$  is the dissipated power.

$T_x$  is the measured temperature at location x and x is either B for the PCB or T for the package top.

The temperature measurement point for  $\theta_{JB}$  and  $\Psi_{JB}$  is between Pin 12 and Pin 13 on the outer edge of the pin footprint. The temperature measurement point for  $\Psi_{JT}$  is at the center of the package top side.

## INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation, as well as on the materials and material interfaces. Analog Devices conducts an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM360N/ADuM361N/ADuM362N/ADuM363N in accordance with IEC 60747-17.

OUTLINE DIMENSIONS

Package Drawing (Option)	Package Type	Package Description
RQ-16	QSOP	16-Lead Shrink Small-Outline Package
RW-16	SOIC-W	16-Lead Standard Small-Outline Package

For the latest package outline information and land patterns (footprints), go to [Package Index](#).




Figure 28. Product Selector Guide

027

## OUTLINE DIMENSIONS

## ORDERING GUIDE

Model <sup>1, 2</sup>	Temperature Range	Package Description	Packing Quantity	Package Option
ADuM360N0BRQZ	-40°C to +125°C	16-Lead [QSOP]	Tube, 98	RQ-16
ADuM360N0BRQZ-RL7	-40°C to +125°C	16-Lead [QSOP]	Reel, 1000	RQ-16
ADuM360N1BRQZ	-40°C to +125°C	16-Lead [QSOP]	Tube, 98	RQ-16
ADuM360N1BRQZ-RL7	-40°C to +125°C	16-Lead [QSOP]	Reel, 1000	RQ-16
ADuM361N0BRQZ	-40°C to +125°C	16-Lead [QSOP]	Tube, 98	RQ-16
ADuM361N0BRQZ-RL7	-40°C to +125°C	16-Lead [QSOP]	Reel, 1000	RQ-16
ADuM361N1BRQZ	-40°C to +125°C	16-Lead [QSOP]	Tube, 98	RQ-16
ADuM361N1BRQZ-RL7	-40°C to +125°C	16-Lead [QSOP]	Reel, 1000	RQ-16
ADuM362N0BRWZ	-40°C to +125°C	16-Lead [SOIC Wide]	Tube, 47	RW-16
ADuM362N0BRWZ-RL	-40°C to +125°C	16-Lead [SOIC Wide]	Reel, 1000	RW-16
ADuM362N0BRQZ	-40°C to +125°C	16-Lead [QSOP]	Tube, 98	RQ-16
ADuM362N0BRQZ-RL7	-40°C to +125°C	16-Lead [QSOP]	Reel, 1000	RQ-16
ADuM362N1BRWZ	-40°C to +125°C	16-Lead [SOIC Wide]	Tube, 47	RW-16
ADuM362N1BRWZ-RL	-40°C to +125°C	16-Lead [SOIC Wide]	Reel, 1000	RW-16
ADuM362N1BRQZ	-40°C to +125°C	16-Lead [QSOP]	Tube, 98	RQ-16
ADuM362N1BRQZ-RL7	-40°C to +125°C	16-Lead [QSOP]	Reel, 1000	RQ-16
ADuM363N0BRWZ	-40°C to +125°C	16-Lead [SOIC Wide]	Tube, 47	RW-16
ADuM363N0BRWZ-RL	-40°C to +125°C	16-Lead [SOIC Wide]	Reel, 1000	RW-16
ADuM363N0BRQZ	-40°C to +125°C	16-Lead [QSOP]	Tube, 98	RQ-16
ADuM363N0BRQZ-RL7	-40°C to +125°C	16-Lead [QSOP]	Reel, 1000	RQ-16
ADuM363N1BRWZ	-40°C to +125°C	16-Lead [SOIC Wide]	Tube, 47	RW-16
ADuM363N1BRWZ-RL	-40°C to +125°C	16-Lead [SOIC Wide]	Reel, 1000	RW-16
ADuM363N1BRQZ	-40°C to +125°C	16-Lead [QSOP]	Tube, 98	RQ-16
ADuM363N1BRQZ-RL7	-40°C to +125°C	16-Lead [QSOP]	Reel, 1000	RQ-16
<b>Automotive Products</b>				
ADuM360N0WBRQZ	-40°C to +125°C	16-Lead [QSOP]	Tube, 98	RQ-16
ADuM360N0WBRQZ-RL7	-40°C to +125°C	16-Lead [QSOP]	Reel, 1000	RQ-16
ADuM362N0WBRQZ	-40°C to +125°C	16-Lead [QSOP]	Tube, 98	RQ-16
ADuM362N0WBRQZ-RL7	-40°C to +125°C	16-Lead [QSOP]	Reel, 1000	RQ-16
ADuM362N1WBRQZ	-40°C to +125°C	16-Lead [QSOP]	Tube, 98	RQ-16
ADuM362N1WBRQZ-RL7	-40°C to +125°C	16-Lead [QSOP]	Reel, 1000	RQ-16
ADuM363N0WBRQZ	-40°C to +125°C	16-Lead [QSOP]	Tube, 98	RQ-16
ADuM363N0WBRQZ-RL7	-40°C to +125°C	16-Lead [QSOP]	Reel, 1000	RQ-16

<sup>1</sup> Z = RoHS-Compliant Part.

<sup>2</sup> W = Qualified for Automotive Applications.

## EVALUATION BOARDS

Model <sup>1</sup>	Description
EVAL-ADuM36xNEBZ	Evaluation Board for the ADuM360N, ADuM361N, ADuM362N, and the ADuM363N (RQ-16 Package)
EVAL-5CH6CHEBZ	Generic Evaluation Board for the ADuM360N, ADuM361N, ADuM362N, and the ADuM363N (RW-16 Package)

<sup>1</sup> Z = RoHS-Compliant Part.

**OUTLINE DIMENSIONS****AUTOMOTIVE PRODUCTS**

The ADuM360N0W, ADuM362N0W/ADuM362N1W, and ADuM363N0W models are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that these automotive models may have specifications that differ from the commercial models; therefore, designers must review the [Specifications](#) section of this data sheet carefully. Only the automotive-grade products shown are available for use in automotive applications. Contact the local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

**Legal Terms and Conditions**

Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. All Analog Devices products contained herein are subject to release and availability.