

# ADuM320N/ADuM321N

# 5.7 kV RMS/3.0 kV RMS Dual Digital Isolators

#### **FEATURES**

- ▶ High common-mode transient immunity: 180 kV/µs typical
- ▶ High robustness to radiated and conducted noise
- ▶ Low propagation delay
  - ▶ 6.2 ns typical (10 ns maximum) for 5 V operation
- ▶ Low dynamic power consumption, <1.65 mA/ch at 1 Mbps
- ▶ 2.25 V to 5.5 V level translation
- ▶ 150 Mbps maximum guaranteed data rate
- ▶ High temperature operation: 125°C
- Safety and regulatory approvals
  - ► R-8 (8-Lead SOIC N):
    - $\blacktriangleright$  UL 1577,  $V_{ISO}$  = 3000 Vrms for 1 minute
    - ▶ IEC / EN / CSA 62368-1
    - ▶ IEC / CSA 61010-1
    - ► CQC GB4943.1 (pending)
    - ▶ DIN EN IEC 60747-17 (VDE 0884-17) (pending)
      - ► V<sub>IORM</sub> = 636 Vpeak
  - ▶ RI-8-1 (8-Lead SOIC IC):
    - $\blacktriangleright$  UL 1577,  $V_{ISO}$  = 5700 Vrms for 1 minute
    - ▶ IEC / EN / CSA 62368-1
    - ▶ IEC / CSA 61010-1
    - ► CQC GB4943.1 (pending)
    - ▶ DIN EN IEC 60747-17 (VDE 0884-17) (pending)
      - ► V<sub>IORM</sub> = 1173 Vpeak
- ▶ ±8 kV IEC 61000-4-2 ESD protection across isolation barrier
- ▶ ±4 kV HBM ESD protection on input/output pins
- ► Fail-safe high (N1) or low (N0) options
- ▶ SOIC N Backward compatibility with
  - ADuM1200/ADuM1201/ADuM1210/ADuM1211
  - ADuM3200/ADuM3201/ADuM3210/ADuM3211
  - ▶ ADuM120N/ADuM121N
- ▶ AEC-Q100 qualified for automotive applications
- ▶ Operating temperature range: -40°C to +125°C

#### **APPLICATIONS**

- Inverters
- Power supplies
- Industrial field bus isolation
- ▶ PWM controller signal isolation
- General-purpose multichannel isolation

#### **GENERAL DESCRIPTION**

The ADuM320N/ADuM321N<sup>1</sup> are dual-channel digital isolators based on Analog Devices, Inc., *i*Coupler<sup>®</sup> technology. Combining high speed, complementary metal-oxide semiconductor (CMOS) and monolithic air core transformer technology, these isolation components provide outstanding performance characteristics and meet CISPR 32/EN 55032 Class B limits at 5 Mbps. The maximum propagation delay is 10 ns with a pulse width distortion of less than 3 ns at 5 V operation. Channel matching is hard at 3.0 ns maximum.

The ADuM320N/ADuM321N data channels are independent and are available in a variety of configurations with a withstand voltage rating of 5.7 kV RMS and 3.0 kV RMS (for more information, see the Ordering Guide section). The devices operate with the supply voltage on either side ranging from 2.25 V to 5.5 V, providing compatibility with lower voltage systems as well as enabling voltage translation functionality across the isolation barrier.

Two different fail-safe options are available, by which the outputs transition to a predetermined state when the input power supply is not applied.

#### **FUNCTIONAL BLOCK DIAGRAMS**




Figure 1. ADuM320N Functional Block Diagram




Figure 2. ADuM321N Functional Block Diagram

<sup>1</sup> Protected by U.S. Patents 5,952,849; 6,873,065; 6,903,578; and 7,075,329. Other patents are pending.

Rev. D



# **TABLE OF CONTENTS**

Features1	ESD Caution	15
Applications1	Pin Configurations and Function Descriptions	16
General Description1	Typical Performance Characteristics	17
Functional Block Diagrams1	Theory of Operation	18
Specifications3	Truth Table	19
Electrical Characteristics (5 V Operation) 3	Input/Output Schematics	19
Electrical Characteristics (3.3 V Operation) 5	Applications Information	20
Electrical Characteristics (2.5 V Operation) 7	PCB Layout	20
Insulation and Safety Related Specifications 9	Propagation Delay Related Parameters	20
Package Characteristics9	Jitter Measurement	
Regulatory Information10	Insulation Lifetime	20
DIN EN IEC 60747-17 (VDE 0884-17)	Outline Dimensions	22
Insulation Characteristics (Pending)11	Ordering Guide	22
Recommended Operating Conditions13	Evaluation Boards	23
Absolute Maximum Ratings14	Automotive Products	23
REVISION HISTORY		
9/2024—Rev. C to Rev. D		
Changes to Features Section		1
Changes to Table 7 and Table 8		
Changes to Regulatory Information Section, Table 11,		
Changed DIN V VDE V 0884-11 (VDE V 0884-11) Ins		
EN IEC 60747-17 (VDE 0884-17) Insulation Charact	` ~,	11
Changes to Table 13, Table 14, Figure 3 Caption, and		
2/2024—Rev. B to Rev. C		
Changes to Features Section		
Changes to Table 11 and Table 12		10
12/2023—Rev. A to Rev. B		
Change to Features Section		1
Changes to Propagation Delay Parameter and Note 1		
Change to Note 12, Table 5		
Changes to Table 11 and Table 12		
Changes to Table 13		
Changes to Table 17		14
Changes to Table 18		
Changes to Ordering Guide		
9/2023—Rev. 0 to Rev. A	romator Table 7	^
Change to Minimum External Air Gap (Clearance) Pa		
Changes to Ordering Guide		

7/2023—Revision 0: Initial Version

# **ELECTRICAL CHARACTERISTICS (5 V OPERATION)**

All typical specifications are at  $T_A = 25^{\circ}C$ ,  $V_{DD1} = V_{DD2} = 5$  V. Minimum/maximum specifications apply over the entire recommended operation range of 4.5 V  $\leq$  V<sub>DD1</sub>  $\leq$  5.5 V, 4.5 V  $\leq$  V<sub>DD2</sub>  $\leq$  5.5 V, and  $-40^{\circ}C \leq$   $T_A \leq$  +125°C, unless otherwise noted. Switching specifications are tested with  $C_L = 15$  pF and CMOS signal levels, unless otherwise noted. Supply currents are specified with 50% duty cycle signals.

Table 1. Electrical Characteristics (5 V Operation)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
SWITCHING SPECIFICATIONS	-		-			
Pulse Width	PW	6.6			ns	Within pulse width distortion (PWD) limit
Data Rate		150			Mbps	Within PWD limit
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>		6.2	10	ns	50% input to 50% output
Pulse Width Distortion	PWD		0.3	3	ns	t <sub>PLH</sub> - t <sub>PHL</sub>
Change vs. Temperature			1.5		ps/°C	11.2.
Propagation Delay Skew	t <sub>PSK</sub>			6.1	ns	Between any two units at the same temperature, voltage, and load
Channel Matching						lenage, and read
Codirectional	t <sub>PSKCD</sub>		0.3	3.0	ns	
Opposing Direction	t <sub>PSKOD</sub>		0.3	3.0	ns	
Jitter <sup>1</sup>						For more information, see the Jitter Measurement section
Random Jitter, RMS $(1\sigma)^2$	t <sub>JIT(RJ)</sub>		4.6		ps	1 MHz clock input, all channels switching
Deterministic Jitter, Peak-to-Peak <sup>3, 4</sup>	t <sub>JIT(DJ)</sub>		96		ps	100 Mbps, 2 <sup>15</sup> – 1 PRBS
Total Jitter, Peak-to-Peak, at Bit Error Rate (BER) 1 x 10 <sup>-12</sup>	t <sub>JIT(TJ)</sub>					100 Mbps, 2 <sup>15</sup> – 1 PRBS input <sup>5</sup>
Without Crosstalk			149		ps	Single channel switching
With Crosstalk			238		ps	All channels switching
DC SPECIFICATIONS						-
Input Threshold Voltage						$V_{lx}, V_{Ex}$
Logic High	V <sub>IH</sub>	$0.7 \times V_{DDx}$			V	, <u>.</u> .
Logic Low	V <sub>IL</sub>			$0.3 \times V_{DDx}$	V	
Input Hysteresis	V <sub>HYS</sub>		0.85		V	V <sub>IH</sub> - V <sub>IL</sub>
Output Voltage						
Logic High	V <sub>OH</sub>	V <sub>DDx</sub> - 0.1	$V_{DDx}$		V	$I_{Ox}^{6} = -20 \mu A, V_{Ix} = V_{IxH}^{7}$
		V <sub>DDx</sub> - 0.4	V <sub>DDx</sub> - 0.2		V	$I_{Ox}^{6} = -4 \text{ mA}, V_{Ix} = V_{IxH}^{7}$
Logic Low	V <sub>OL</sub>		0.0	0.1	V	$I_{Ox}^{6} = 20 \mu A, V_{Ix} = V_{IxL}^{8}$
-			0.2	0.4	V	$I_{Ox}^{6} = 4 \text{ mA}, V_{Ix} = V_{IxL}^{8}$
Input Current per Channel	l <sub>l</sub>	-10	+0.01	+10	μA	$0 \text{ V} \leq V_{ x} \leq V_{DDx}, 0 \text{ V} \leq V_{Ex} \leq V_{DDx}$
Quiescent Supply Current ADuM320N					•	55% 55%
7.2 3	I <sub>DD1 (Q)</sub>		0.41	0.6	mA	$V_1^9 = 0 \text{ (N0)}, 1 \text{ (N1)}^{10}$
	I <sub>DD2</sub> (Q)		0.84	1.4	mA	$V_1^9 = 0 \text{ (N0)}, 1 \text{ (N1)}^{10}$
	I <sub>DD1 (Q)</sub>		3.62	5.3	mA	$V_1^9 = 1 \text{ (N0)}, 0 \text{ (N1)}^{10}$
	I <sub>DD2</sub> (Q)		1.65	2.5	mA	$V_1^9 = 1 \text{ (N0), 0 (N1)}^{10}$
ADuM321N	-DD2 (Q)					(1.10), 5 (1.11)
, 12 4 52	I <sub>DD1 (Q)</sub>		0.63	1.0	mA	$V_1^9 = 0 \text{ (N0)}, 1 \text{ (N1)}^{10}$
	I <sub>DD2</sub> (Q)		0.63	1.0	mA	V <sub>1</sub> <sup>9</sup> = 0 (N0), 1 (N1) <sup>10</sup>
	I <sub>DD1 (Q)</sub>		2.66	3.8	mA	$V_1^9 = 1 \text{ (N0), } 0 \text{ (N1)}^{10}$
	I <sub>DD2</sub> (Q)		2.68	3.8	mA	$V_1^9 = 1 \text{ (N0), 0 (N1)}^{10}$
Dynamic Supply Current	.DD2 (Q)		2.00	0.0	""	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Dynamic Input	I <sub>DDI (D)</sub>		0.011		mA/Mbps	Inputs switching, 50% duty cycle
Dynamic Output	(ט) וטטי I <sub>DDO (D)</sub>		0.029		mA/Mbps	Inputs switching, 50% duty cycle

analog.com Rev. D | 3 of 23

Table 1. Electrical Characteristics (5 V Operation) (Continued)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Undervoltage Lockout	UVLO					
Positive V <sub>DDx</sub> Threshold	$V_{DDxUV+}$		2.0	2.2	V	Rising supply voltage enable threshold
Negative V <sub>DDx</sub> Threshold	V <sub>DDxUV</sub> -	1.7	1.8		V	Falling supply voltage lockout threshold
V <sub>DDx</sub> Hysteresis	$V_{DDxUVH}$		0.2		V	UVLO hysteresis
UVLO Recovery Time <sup>11</sup>	t <sub>UVLO</sub>			60	μs	UVLO release delay after V <sub>UVLO+</sub> threshold
AC SPECIFICATIONS						
Output Rise/Fall Time	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	10% to 90%
Common-Mode Transient Immunity <sup>12</sup>	CM <sub>H</sub>	100	180		kV/µs	$V_{Ix} = V_{DDx}$ , $V_{CM} = 1000 \text{ V}$ , transient magnitude = 800 V
	CM <sub>L</sub>	100	180		kV/µs	$V_{Ix} = 0 \text{ V}, V_{CM} = 1000 \text{ V},$ transient magnitude = 800 V

<sup>&</sup>lt;sup>1</sup> Jitter parameters are guaranteed by design and characterization. Values do not include stimulus jitter.

Table 2. Total Supply Current vs. Data Throughput

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
SUPPLY CURRENT						
ADuM320N						
1 Mbps						
Supply Current Side 1	I <sub>DD1</sub>		2.0	2.9	mA	
Supply Current Side 2	I <sub>DD2</sub>		1.3	1.9	mA	C <sub>L</sub> = 0 nF
25 Mbps						
Supply Current Side 1	I <sub>DD1</sub>		2.2	3.2	mA	
Supply Current Side 2	I <sub>DD2</sub>		2.0	3.0	mA	C <sub>L</sub> = 0 nF
100 Mbps						
Supply Current Side 1	I <sub>DD1</sub>		3.1	4.2	mA	
Supply Current Side 2	I <sub>DD2</sub>		4.2	6.7	mA	C <sub>L</sub> = 0 nF
ADuM321N						
1 Mbps						
Supply Current Side 1	I <sub>DD1</sub>		1.6	2.3	mA	C <sub>L</sub> = 0 nF
Supply Current Side 2	I <sub>DD2</sub>		1.6	2.3	mA	C <sub>L</sub> = 0 nF
25 Mbps						
Supply Current Side 1	I <sub>DD1</sub>		2.1	3.0	mA	C <sub>L</sub> = 0 nF
Supply Current Side 2	I <sub>DD2</sub>		2.1	3.0	mA	C <sub>L</sub> = 0 nF
100 Mbps						
Supply Current Side 1	I <sub>DD1</sub>		3.7	5.5	mA	C <sub>L</sub> = 0 nF
Supply Current Side 2	I <sub>DD2</sub>		3.7	5.5	mA	C <sub>L</sub> = 0 nF

analog.com Rev. D | 4 of 23

<sup>&</sup>lt;sup>2</sup> This specification is measured over a population of ~100,000 edges.

<sup>&</sup>lt;sup>3</sup> Peak-to-peak jitter specifications include jitter due to PWD.

<sup>&</sup>lt;sup>4</sup> This specification is measured over a population of ~300,000 edges.

<sup>&</sup>lt;sup>5</sup> Using the following formula:  $t_{JIT(TJ)} = 14 \times t_{JIT(RJ)} + t_{JIT(DJ)}$ .

 $<sup>^{6}</sup>$   $I_{Ox}$  is the channel x output current, where x = A, or B.

V<sub>IxH</sub> is the input side logic high.

<sup>&</sup>lt;sup>8</sup> V<sub>IxI</sub> is the input side logic low.

<sup>&</sup>lt;sup>9</sup> V<sub>I</sub> is the voltage input.

<sup>10</sup> No is the ADuM320N0/ADuM321N0 models, and N1 is the ADuM320N1/ADuM321N1 models. For more information, see the Ordering Guide section.

<sup>&</sup>lt;sup>11</sup> Guaranteed by design and not subject to production test.

<sup>12 |</sup>CM<sub>H</sub>| is the maximum common-mode voltage slew rate that can be sustained while maintaining the voltage-output (V<sub>O</sub>) > 0.8 V<sub>DDx</sub>. |CM<sub>L</sub>| is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>O</sub> > 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

# **ELECTRICAL CHARACTERISTICS (3.3 V OPERATION)**

All typical specifications are at  $T_A = 25^{\circ}C$ ,  $V_{DD1} = V_{DD2} = 3.3 \text{ V}$ . Minimum/maximum specifications apply over the entire recommended operation range of 3.0 V  $\leq$   $V_{DD1} \leq$  3.6 V, 3.0 V  $\leq$   $V_{DD2} \leq$  3.6 V, and  $-40^{\circ}C \leq$   $T_A \leq$  +125°C, unless otherwise noted. Switching specifications are tested with  $C_1 = 15$  pF and CMOS signal levels, unless otherwise noted. Supply currents are specified with 50% duty cycle signals.

Table 3. Electrical Characteristics (3.3 V Operation)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
SWITCHING SPECIFICATIONS						
Pulse Width	PW	10			ns	Within PWD limit
Data Rate		100			Mbps	Within PWD limit
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>		6.6	10	ns	50% input to 50% output
Pulse Width Distortion	PWD		0.5	3	ns	t <sub>PLH</sub> - t <sub>PHL</sub>
Change vs. Temperature			1.5		ps/°C	· · · · · · · · · · · · · · · · · · ·
Propagation Delay Skew	t <sub>PSK</sub>			7.5	ns	Between any two units at the same temperature, voltage, and load
Channel Matching						
Codirectional	t <sub>PSKCD</sub>		0.5	3.0	ns	
Opposing Direction	t <sub>PSKOD</sub>		0.5	3.0	ns	
Jitter <sup>1</sup>						For more information, see the Jitter Measurement section
Random Jitter, RMS $(1\sigma)^2$	t <sub>JIT(RJ)</sub>		5		ps	1 MHz clock input, All channels switching
Deterministic Jitter, Peak-to-Peak <sup>3, 4</sup>	t <sub>JIT(DJ)</sub>		93		ps	100 Mbps, 2 <sup>15</sup> - 1 PRBS input
Total Jitter, Peak-to-Peak, at Bit Error Rate (BER) 1 x 10 <sup>-12</sup>	t <sub>JIT(TJ)</sub>					100 Mbps, 2 <sup>15</sup> – 1 PRBS input <sup>5</sup>
Without Crosstalk			149			Single channel switching
With Crosstalk			229			All channels switching
OC SPECIFICATIONS						
Input Threshold Voltage						$V_{lx}, V_{Ex}$
Logic High	V <sub>IH</sub>	0.7 × V <sub>DDx</sub>			V	
Logic Low	V <sub>IL</sub>			$0.3 \times V_{DDx}$	V	
Input Hysteresis	V <sub>HYS</sub>		0.7		V	V <sub>IH</sub> - V <sub>IL</sub>
Output Voltage						
Logic High	V <sub>OH</sub>	V <sub>DDx</sub> - 0.1	$V_{DDx}$		V	$I_{Ox}^{6} = -20 \mu A, V_{Ix} = V_{IxH}^{7}$
		V <sub>DDx</sub> - 0.4	$V_{DDx} - 0.2$		V	$I_{Ox}^{6} = -2 \text{ mA}, V_{Ix} = V_{IxH}^{7}$
Logic Low	V <sub>OL</sub>		0.0	0.1	V	$I_{Ox}^{6} = 20 \mu A, V_{Ix} = V_{IxL}^{8}$
			0.2	0.4	V	$I_{Ox}^{6} = 2 \text{ mA}, V_{Ix} = V_{IxL}^{8}$
Input Current per Channel Quiescent Supply Current ADuM320N	l <sub>l</sub>	-10	+0.01	+10	μА	$0 \text{ V} \le V_{IX} \le V_{DDX}, 0 \text{ V} \le V_{EX} \le V_{DDX}$
7.2 35 201.	I <sub>DD1 (Q)</sub>		0.4	0.6	mA	$V_1^9 = 0 \text{ (N0)}, 1 \text{ (N1)}^{10}$
	1.		0.8	1.3	mA	$V_1^9 = 0 \text{ (N0)}, 1 \text{ (N1)}^{10}$
	I <sub>DD2 (Q)</sub> I <sub>DD1 (Q)</sub>		3.6	5.2	mA	$V_1^9 = 1 \text{ (N0), } 0 \text{ (N1)}^{10}$
	I <sub>DD2</sub> (Q)		1.6	2.3	mA	$V_1^9 = 1 \text{ (N0), 0 (N1)}^{10}$
ADuM321N	צטטי (ע)		1.0		110	1 (100), 5 (111)
ABUNOZ IIV	lana (a)		0.61	0.9	mA	$V_1^9 = 0 \text{ (N0), } 1 \text{ (N1)}^{10}$
	I <sub>DD1 (Q)</sub>		0.61	0.9	mA	$V_1^9 = 0 \text{ (N0)}, 1 \text{ (N1)}^{10}$
	I <sub>DD2</sub> (Q)		2.6	3.7	mA	$V_1^9 = 1 \text{ (N0), } 0 \text{ (N1)}^{10}$
	I <sub>DD1 (Q)</sub>		2.6	3.7	mA	$V_1^9 = 1 \text{ (N0), 0 (N1)}^{10}$
Dynamic Supply Current	I <sub>DD2 (Q)</sub>		2.0	0.1	111/1	(10), 5 (11)
Dynamic Cappiy Cantoni						
Dynamic Input	I <sub>DDI (D)</sub>		0.009		mA/Mbps	Inputs switching, 50% duty cycle

analog.com Rev. D | 5 of 23

Table 3. Electrical Characteristics (3.3 V Operation) (Continued)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Undervoltage Lockout	UVLO					
Positive V <sub>DDx</sub> Threshold	V <sub>UVLO+</sub>		2.0	2.2	V	Rising supply voltage enable threshold
Negative V <sub>DDx</sub> Threshold	V <sub>UVLO</sub> -	1.7	1.8		V	Falling supply voltage lockout threshold
V <sub>DDx</sub> Hysteresis	V <sub>UVLO_HYS</sub>		0.2		V	UVLO hysteresis
UVLO Release Time <sup>11</sup>	t <sub>UVLO</sub>			60	μs	UVLO release delay after V <sub>UVLO+</sub> threshold
AC SPECIFICATIONS						
Output Rise/Fall Time	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	10% to 90%
Common-Mode Transient Immunity <sup>12</sup>	CM <sub>H</sub>	100	180		kV/µs	$V_{lx} = V_{DDx}$ , $V_{CM} = 1000 \text{ V}$ , transient magnitude = 800 V
	CM <sub>L</sub>	100	180		kV/µs	$V_{lx}$ = 0 V, $V_{CM}$ = 1000 V, transient magnitude = 800 V

<sup>&</sup>lt;sup>1</sup> Jitter parameters are guaranteed by design and characterization. Values do not include stimulus jitter.

Table 4. Total Supply Current vs. Data Throughput

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
SUPPLY CURRENT						
ADuM320N						
1 Mbps						
Supply Current Side 1	I <sub>DD1</sub>		2.0	2.9	mA	
Supply Current Side 2	I <sub>DD2</sub>		1.3	1.8	mA	C <sub>L</sub> = 0 nF
25 Mbps						
Supply Current Side 1	I <sub>DD1</sub>		2.2	3.0	mA	
Supply Current Side 2	I <sub>DD2</sub>		1.73	2.5	mA	C <sub>L</sub> = 0 nF
100 Mbps						
Supply Current Side 1	I <sub>DD1</sub>		2.9	3.8	mA	
Supply Current Side 2	I <sub>DD2</sub>		3.2	4.9	mA	C <sub>L</sub> = 0 nF
ADuM321N						
1 Mbps						
Supply Current Side 1	I <sub>DD1</sub>		1.62	2.3	mA	C <sub>L</sub> = 0 nF
Supply Current Side 2	I <sub>DD2</sub>		1.62	2.3	mA	C <sub>L</sub> = 0 nF
25 Mbps						
Supply Current Side 1	I <sub>DD1</sub>		2.0	2.7	mA	C <sub>L</sub> = 0 nF
Supply Current Side 2	I <sub>DD2</sub>		2.0	2.7	mA	C <sub>L</sub> = 0 nF
100 Mbps						
Supply Current Side 1	I <sub>DD1</sub>		3.1	4.4	mA	C <sub>L</sub> = 0 nF
Supply Current Side 2	I <sub>DD2</sub>		3.1	4.4	mA	$C_L = 0 \text{ nF}$

analog.com Rev. D | 6 of 23

<sup>&</sup>lt;sup>2</sup> This specification is measured over a population of ~100,000 edges.

<sup>&</sup>lt;sup>3</sup> Peak-to-peak jitter specifications include jitter due to PWD.

<sup>&</sup>lt;sup>4</sup> This specification is measured over a population of ~300,000 edges.

<sup>&</sup>lt;sup>5</sup> Using the following formula:  $t_{JIT(TJ)} = 14 \times t_{JIT(RJ)} + t_{JIT(DJ)}$ .

<sup>&</sup>lt;sup>6</sup>  $I_{Ox}$  is the Channel x output current, where x = A or B.

<sup>&</sup>lt;sup>7</sup> V<sub>IxH</sub> is the input side logic high.

<sup>&</sup>lt;sup>8</sup> V<sub>IxI</sub> is the input side logic low.

<sup>&</sup>lt;sup>9</sup> V<sub>I</sub> is the voltage input.

<sup>&</sup>lt;sup>10</sup> N0 refers to ADuM320N0/ADuM321N0 models, and N1 refers to ADuM320N1/ADuM321N1 models. For more information, see the Ordering Guide section.

<sup>&</sup>lt;sup>11</sup> Guaranteed by design and not subject to production test.

 $<sup>^{12}</sup>$   $|CM_H|$  is the maximum common-mode voltage slew rate that can be sustained while maintaining the voltage-output  $(V_O) > 0.8 \text{ V}_{DDx}$ .  $|CM_L|$  is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_O < 0.8 \text{ V}$ . The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

# **ELECTRICAL CHARACTERISTICS (2.5 V OPERATION)**

All typical specifications are at  $T_A = 25^{\circ}C$ ,  $V_{DD1} = V_{DD2} = 2.5$  V. Minimum/maximum specifications apply over the entire recommended operation range of 2.25 V  $\leq$  V<sub>DD1</sub>  $\leq$  2.75 V, 2.25 V  $\leq$  V<sub>DD2</sub>  $\leq$  2.75 V,  $-40^{\circ}C \leq$   $T_A \leq$  +125°C, unless otherwise noted. Switching specifications are tested with  $C_1 = 15$  pF and CMOS signal levels, unless otherwise noted. Supply currents are specified with 50% duty cycle signals.

Table 5. Electrical Characteristics (2.5 V Operation)

Table 5. Electrical Characteristics (2.5 V Opera		Min	Turn	Max	llm!4	Took Conditional Comments
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
SWITCHING SPECIFICATIONS						
Pulse Width	PW	10			ns	Within PWD limit
Data Rate		100			Mbps	Within PWD limit
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>		7.2	14	ns	50% input to 50% output
Pulse Width Distortion	PWD		0.3	4.5	ns	t <sub>PLH</sub> - t <sub>PHL</sub>
Change vs. Temperature			1.5		ps/°C	
Propagation Delay Skew	t <sub>PSK</sub>			8.9	ns	Between any two units at the same temperature, voltage, and load
Channel Matching						
Codirectional	t <sub>PSKCD</sub>		0.4	5.0	ns	
Opposing Direction	t <sub>PSKOD</sub>		0.4	5.0	ns	
Jitter <sup>1</sup>						For more information, see the Jitter Measurement section
Random Jitter, RMS $(1\sigma)^2$	t <sub>JIT(RJ)</sub>		5.2		ps	1 MHz clock input, All channels switching
Deterministic Jitter, Peak-to-Peak <sup>3, 4</sup>	t <sub>JIT(DJ)</sub>		120		ps	100 Mbps, 2 <sup>15</sup> – 1 PRBS input
Total Jitter, Peak-to-Peak, at Bit Error Rate (BER) 1 x 10 <sup>-12</sup>	t <sub>JIT(TJ)</sub>					100 Mbps, 2 <sup>15</sup> – 1 PRBS input <sup>5</sup>
Without Crosstalk			181		ps	Single channel switching
With Crosstalk			247		ps	All channels switching
DC SPECIFICATIONS					<u>'</u>	Ţ
Input Threshold Voltage						
Logic High	V <sub>IH</sub>	0.7 × V <sub>DDx</sub>			V	
Logic Low	V <sub>IL</sub>	J DDX		$0.3 \times V_{DDx}$	V	
Input Hysteresis	V <sub>HYS</sub>		0.65	DDX	V	V <sub>IH</sub> - V <sub>IL</sub>
Output Voltage	1110					
Logic High	V <sub>OH</sub>	V <sub>DDx</sub> - 0.1	$V_{DDx}$		V	$I_{Ox}^{6} = -20 \mu A, V_{Ix} = V_{IxH}^{7}$
5 5	OII	V <sub>DDx</sub> - 0.4	V <sub>DDx</sub> - 0.2		V	$I_{Ox}^{6} = -2 \text{ mA}, V_{Ix} = V_{IxH}^{7}$
Logic Low	V <sub>OL</sub>	DDX	0.0	0.1	V	$I_{Ox}^{6} = 20 \mu A, V_{Ix} = V_{IxL}^{8}$
3	OL OL		0.2	0.4	V	$I_{Ox}^{6} = 2 \text{ mA}, V_{Ix} = V_{IxL}^{8}$
Input Current per Channel	I <sub>I</sub>	-10	+0.01	+10	μA	$0 \text{ V} \leq V_{ x} \leq V_{DDx}$
Quiescent Supply Current ADuM320N	!				<b>'</b>	in DDA
ADUN320N			0.4	0.6	m 1	V 9 = 0 (NO) 1 (N11)10
	I <sub>DD1 (Q)</sub>		0.4	0.6	mA	$V_1^9 = 0 \text{ (N0)}, 1 \text{ (N1)}^{10}$
	I <sub>DD2</sub> (Q)		0.8	1.3	mA	$V_1^9 = 0 \text{ (N0)}, 1 \text{ (N1)}^{10}$
	I <sub>DD1 (Q)</sub>		3.6	5.2	mA	$V_1^9 = 1 \text{ (N0), 0 (N1)}^{10}$
	I <sub>DD2 (Q)</sub>		1.6	2.3	mA	$V_1^9 = 1 \text{ (N0), 0 (N1)}^{10}$
ADuM321N						
	I <sub>DD1 (Q)</sub>		0.6	0.9	mA	$V_1^9 = 0 \text{ (N0)}, 1 \text{ (N1)}^{10}$
	I <sub>DD2 (Q)</sub>		0.6	0.9	mA	$V_1^9 = 0 \text{ (N0)}, 1 \text{ (N1)}^{10}$
	I <sub>DD1 (Q)</sub>		2.6	3.7	mA	$V_1^9 = 1 \text{ (N0), 0 (N1)}^{10}$
	I <sub>DD2 (Q)</sub>		2.6	3.7	mA	$V_1^9 = 1 \text{ (N0)}, 0 \text{ (N1)}^{10}$
Dynamic Supply Current						
Dynamic Input	I <sub>DDI (D)</sub>		0.008		mA/Mbps	Inputs switching, 50% duty cycle
Dynamic Output	I <sub>DDO (D)</sub>		0.0015		mA/Mbps	Inputs switching, 50% duty cycle

analog.com Rev. D | 7 of 23

Table 5. Electrical Characteristics (2.5 V Operation) (Continued)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Undervoltage Lockout						
Positive V <sub>DDx</sub> Threshold	V <sub>DDxUV+</sub>		2.0	2.2	V	
Negative V <sub>DDx</sub> Threshold	V <sub>DDxUV</sub> -	1.7	1.8		V	
V <sub>DDx</sub> Hysteresis	$V_{DDxUVH}$		0.2		V	
UVLO Release Time <sup>11</sup>				60	μs	
AC SPECIFICATIONS						
Output Rise/Fall Time	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	10% to 90%
Common-Mode Transient Immunity <sup>12</sup>	CM <sub>H</sub>	100	180		kV/μs	$V_{lx} = V_{DDx}$ , $V_{CM} = 1000 \text{ V}$ , transient magnitude = 800 V
	CM <sub>L</sub>	100	180		kV/µs	$V_{lx}$ = 0 V, $V_{CM}$ = 1000 V, transient magnitude = 800 V

<sup>&</sup>lt;sup>1</sup> Jitter parameters are guaranteed by design and characterization. Values do not include stimulus jitter.

Table 6. Total Supply Current vs. Data Throughput

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
SUPPLY CURRENT						
ADuM320N						
1 Mbps						
Supply Current Side 1	I <sub>DD1</sub>		2.0	2.9	mA	
Supply Current Side 2	I <sub>DD2</sub>		1.3	1.8	mA	C <sub>L</sub> = 0 nF
25 Mbps						
Supply Current Side 1	I <sub>DD1</sub>		2.2	3.0	mA	
Supply Current Side 2	I <sub>DD2</sub>		1.6	2.3	mA	$C_L = 0 \text{ nF}$
100 Mbps						
Supply Current Side 1	I <sub>DD1</sub>		2.8	3.7	mA	
Supply Current Side 2	I <sub>DD2</sub>		2.8	4.2	mA	$C_L = 0 \text{ nF}$
ADuM321N						
1 Mbps						
Supply Current Side 1	I <sub>DD1</sub>		1.6	2.3	mA	$C_L = 0 \text{ nF}$
Supply Current Side 2	I <sub>DD2</sub>		1.6	2.3	mA	$C_L = 0 \text{ nF}$
25 Mbps						
Supply Current Side 1	I <sub>DD1</sub>		1.9	2.6	mA	C <sub>L</sub> = 0 nF
Supply Current Side 2	I <sub>DD2</sub>		1.9	2.6	mA	C <sub>L</sub> = 0 nF
100 Mbps						
Supply Current Side 1	I <sub>DD1</sub>		2.8	3.9	mA	C <sub>L</sub> = 0 nF
Supply Current Side 2	I <sub>DD2</sub>		2.8	3.9	mA	C <sub>L</sub> = 0 nF

analog.com Rev. D | 8 of 23

<sup>&</sup>lt;sup>2</sup> This specification is measured over a population of ~100,000 edges.

<sup>&</sup>lt;sup>3</sup> Peak-to-peak jitter specifications include jitter due to PWD.

<sup>&</sup>lt;sup>4</sup> This specification is measured over a population of ~300,000 edges.

<sup>&</sup>lt;sup>5</sup> Using the following formula:  $t_{JIT(TJ)} = 14 \times t_{JIT(RJ)} + t_{JIT(DJ)}$ .

<sup>&</sup>lt;sup>6</sup>  $I_{Ox}$  is the Channel x output current, where x = A or B.

V<sub>IXH</sub> is the input side logic high.

<sup>&</sup>lt;sup>8</sup> V<sub>IxI</sub> is the input side logic low.

<sup>&</sup>lt;sup>9</sup> V<sub>I</sub> is the voltage input.

<sup>10</sup> No refers to ADuM320N0/ADuM321N0 models, and N1 refers to ADuM320N1/ADuM321N1 models. For more information, see the Ordering Guide section.

<sup>&</sup>lt;sup>11</sup> Guaranteed by design and not subject to production test.

<sup>12 |</sup>CM<sub>H</sub>| is the maximum common-mode voltage slew rate that can be sustained while maintaining the voltage-output (V<sub>O</sub>) < 0.8 V<sub>DDx</sub>. |CM<sub>L</sub>| is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>O</sub> > 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

## **INSULATION AND SAFETY RELATED SPECIFICATIONS**

For additional information, see www.analog.com/icouplersafety.

Table 7. R-8 Narrow-Body [SOIC N] Package

Parameter	Symbol	Value	Unit	Test Conditions/Comments
Rated Dielectric Insulation Voltage		3000	V rms	1 minute duration
Minimum External Air Gap (Clearance) <sup>1, 2</sup>	L (I01)	3.5	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage) <sup>1</sup>	L (I02)	3.5	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Clearance in the Plane of the Printed Circuit Board (PCB Clearance)	L (PCB)	4.0	mm	Measured from input terminals to output terminals, shortest distance through air, line of sight, in the PCB mounting plane
Minimum Internal Gap (Internal Clearance)		36	μm	Insulation distance through insulation.
Tracking Resistance (Comparative Tracking Index) <sup>3</sup>	CTI	>600	V	Tested in accordance to IEC 60112
Material Group		1		Material Group per IEC 60664-1

<sup>&</sup>lt;sup>1</sup> In accordance with IEC 62368-1/IEC 60601-1 guidelines for the measurement of creepage and clearance distances for a pollution degree of 2 and altitudes ≤2000 m.

Table 8. RI-8-1 Wide-Body, with Increased Creepage [SOIC\_IC] Package

Parameter	Symbol	Value	Unit	Test Conditions/Comments
Rated Dielectric Insulation Voltage		5700	V rms	1 minute duration
Minimum External Air Gap (Clearance) <sup>1, 2</sup>	L (I01)	8.3	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage) <sup>1</sup>	L (I02)	8.3	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Clearance in the Plane of the Printed Circuit Board (PCB Clearance)	L (PCB)	8.3	mm	Measured from input terminals to output terminals, shortest distance through air, line of sight, in the PCB mounting plane
Minimum Internal Gap (Internal Clearance)	DTI	36	μm	Insulation distance through insulation.
Tracking Resistance (Comparative Tracking Index) <sup>3</sup>	CTI	>600	V	Tested in accordance to IEC 60112
Material Group		1		Material Group per IEC 60664-1

<sup>&</sup>lt;sup>1</sup> In accordance with IEC 62368-1/IEC 60601-1 guidelines for the measurement of creepage and clearance distances for a pollution degree of 2 and altitudes ≤2000 m.

## PACKAGE CHARACTERISTICS

Table 9. R-8 Narrow-Body [SOIC\_N] Package

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Insulation Resistance <sup>1</sup>	R <sub>I-O</sub>		10 <sup>13</sup>		Ω	V <sub>I-O</sub> = 500 VDC
Insulation Capacitance <sup>1</sup>	C <sub>I-O</sub>		0.5		pF	f = 1 MHz
Input Capacitance <sup>2</sup>	CI		4.0		pF	
IC Junction-to-Ambient Thermal Resistance	$\theta_{JA}$		93		°C/W	Simulated per JEDEC JESD-51

<sup>&</sup>lt;sup>1</sup> The device is considered a 2-terminal device: Pin 1 through Pin 4 and Pin 5 through Pin 8 are shorted together.

Table 10. RI-8-1 Wide-Body, with Increased Creepage [SOIC\_IC] Package

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Insulation Resistance <sup>1</sup>	R <sub>I-O</sub>		10 <sup>13</sup>		Ω	V <sub>I-O</sub> = 500 VDC
Insulation Capacitance <sup>1</sup>	C <sub>I-O</sub>		0.5		pF	f = 1 MHz
Input Capacitance <sup>2</sup>	C <sub>I</sub>		4.0		pF	

analog.com Rev. D | 9 of 23

<sup>&</sup>lt;sup>2</sup> Consideration must be given to pad layout to ensure the minimum required distance for clearance is maintained.

<sup>&</sup>lt;sup>3</sup> CTI rating for the ADuM320N/ADuM321N R-8/RI-8-1 is >600 V and a Material Group I isolation group.

<sup>&</sup>lt;sup>2</sup> Consideration must be given to pad layout to ensure the minimum required distance for clearance is maintained.

<sup>&</sup>lt;sup>3</sup> CTI rating for the ADuM320N/ADuM321N R-8/RI-8-1 is >600 V and a Material Group I isolation group.

<sup>&</sup>lt;sup>2</sup> Input capacitance is from any input data pin to the respective ground.

Table 10. RI-8-1 Wide-Body, with Increased Creepage [SOIC IC] Package (Continued)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
IC Junction-to-Ambient Thermal Resistance	$\theta_{JA}$		89		°C/W	Simulated per JEDEC JESD-51

<sup>&</sup>lt;sup>1</sup> The device is considered a 2-terminal device: Pin 1 through Pin 4 and Pin 5 through Pin 8 are shorted together.

## REGULATORY INFORMATION

The ADuM320N/ADuM321N R-8 certification approvals are listed in Table 11. The ADuM320N/ADuM321N RI-8-1 certification approvals are listed in Table 12. For details regarding recommended maximum working voltages for specific cross-isolation waveforms and insulation levels, see Table 17. Certifications available at Safety and Regulatory Certification for Digital Isolators.

Table 11. R-8 Narrow-Body [SOIC N] Package

Regulatory Agency	Standard Certification/Approval	File
UL <sup>1</sup>	1577	File E214100
	Single Protection, 3000 V rms	
VDE <sup>2</sup> (Pending)	DIN EN IEC 60747-17 (VDE 0884-17)	Certificate No. (pending)
	Reinforced insulation, 636 Vpeak	
CSA		File 205078
	IEC / EN / CSA 62368-1	
	Basic insulation,350 V rms	
	Reinforced insulation,175 V rms	
	IEC / CSA 60601-1	
	Basic insulation (1 MOPP), 187 V rms	
	IEC / CSA 61010-1	
	Basic insulation, 300 V rms mains	
	Reinforced insulation, 150 V rms mains	
TÜV Süd (Pending)	Component Certification	Certificate No. (pending)
	EN 62368-1: 2020+A11:2020	
CQC (Pending)	CQC GB4943.1	Certificate No. (pending)
	Basic insulation,350 V rms	
	Reinforced insulation, 175 Vrms	

<sup>&</sup>lt;sup>1</sup> In accordance with UL 1577, each product is proof tested by applying an insulation test voltage ≥ 3600 V rms for 1 sec.

Table 12. RI-8-1 Wide-Body, with Increased Creepage [SOIC IC] Package

Regulatory Agency	Standard Certification/Approval	File
UL <sup>1</sup>	1577	File E214100
	Single Protection, 5700 V rms	
VDE <sup>2</sup> (Pending)	DIN EN IEC 60747-17 (VDE 0884-17)	Certificate No. (pending)
	Reinforced insulation, 1173 Vpeak	
CSA		File 205078
	IEC / EN / CSA 62368-1	
	Basic insulation, 830 V rms	
	Reinforced insulation, 415 V rms	
	IEC / CSA 60601-1	
	Basic insulation (1 MOPP), 519 V rms	
	Reinforced insulation (2 MOPP), 261 V rms	
	IEC / CSA 61010-1	
	Basic insulation, 600 V rms mains	

analog.com Rev. D | 10 of 23

<sup>&</sup>lt;sup>2</sup> Input capacitance is from any input data pin to the respective ground.

In accordance with DIN EN IEC 60747-17 (VDE 0884-17), each product is proof tested by applying an insulation test voltage ≥ 1194 V<sub>PEAK</sub> for 1 sec (partial discharge detection limit = 5 pC).

Table 12. RI-8-1 Wide-Body, with Increased Creepage [SOIC IC] Package (Continued)

Regulatory Agency	Standard Certification/Approval	File
	Reinforced insulation,300 V rms mains	
TÜV Süd (Pending)	Component Certification	Certificate No. (pending)
	EN 62368-1: 2020+A11:2020	
CQC (Pending)	CQC GB4943.1	Certificate No. (pending)
	Basic insulation,830 V rms	
	Reinforced insulation,415 V rms	

<sup>1</sup> In accordance with UL 1577, each product is proof tested by applying an insulation test voltage ≥ 6840 V rms for 1 sec.

# DIN EN IEC 60747-17 (VDE 0884-17) INSULATION CHARACTERISTICS (PENDING)

These isolators are suitable for reinforced electrical isolation only within the safety limit data. Protective circuits ensure the maintenance of the safety data. The asterisk (\*) marking on packages denotes DIN EN IEC 60747-17 (VDE 0884-17) approval (pending).

Table 13. ADuM320N/ADuM321N R-8 Narrow-Body [SOIC N] Package

Description	Test Conditions/Comments	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage ≤ 150 V rms			I to IV	
For Rated Mains Voltage ≤ 300 V rms			I to III	
For Rated Mains Voltage ≤ 450 V rms			I to II	
Climatic Classification			40/125/21	
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum Repetitive Isolation Voltage		V <sub>IORM</sub>	636	$V_{PEAK}$
Maximum Working Insulation Voltage		V <sub>IOWM</sub>	450	V <sub>RMS</sub>
Input to Output Test Voltage, Method B1	$V_{IORM} \times 1.875 = V_{pd (m)}$ , 100% production test, $t_{ini} = t_m = 1$ sec, partial discharge < 5 pC	V <sub>pd (m)</sub>	1194	V <sub>PEAK</sub>
nput to Output Test Voltage, Method A		V <sub>pd (m)</sub>		
After Environmental Tests Subgroup 1	$V_{IORM} \times 1.6 = V_{pd (m)}$ , $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC		1018	V <sub>PEAK</sub>
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{pd (m)}$ , $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC		764	V <sub>PEAK</sub>
Maximum Transient Isolation Voltage		V <sub>IOTM</sub>	4242	V <sub>PEAK</sub>
Maximum Impulse Voltage	Tested in air, 1.2 µs/50 µs waveform per IEC 61000-4-5	V <sub>IMP</sub>	4242	V <sub>PEAK</sub>
Maximum Surge Isolation Voltage Reinforced	Tested in oil, 1.2 µs/50 µs waveform per IEC 61000-4-5,	V <sub>IOSM</sub>	6250	V <sub>PEAK</sub>
	$V_{TEST} = V_{IOSM} \times 1.3 \text{ OR} \ge 10 \text{kV}$			
Safety Limiting Values	Maximum value allowed in the event of a failure (see Figure 3)			
Maximum Junction Temperature		T <sub>S</sub>	150	°C
Total Power Dissipation at 25°C		Ps	1.34	W
Insulation Resistance at T <sub>S</sub>	V <sub>IO</sub> = 500 V	R <sub>S</sub>	>10 <sup>9</sup>	Ω

analog.com Rev. D | 11 of 23

In accordance with DIN EN IEC 60747-17 (VDE 0884-17), each product is proof tested by applying an insulation test voltage ≥ 2199 V<sub>PEAK</sub> for 1 sec (partial discharge detection limit = 5 pC).

Table 14. ADuM320N/ADuM321N RI-8-1 Wide-Body, with Increased Creepage [SOIC\_IC] Package

Description	Test Conditions/Comments	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage ≤ 150 V rms			I to IV	
For Rated Mains Voltage ≤ 300 V rms			I to IV	
For Rated Mains Voltage ≤ 600 V rms			I to III	
Climatic Classification			40/125/21	
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum Repetitive Isolation Voltage		V <sub>IORM</sub>	1173	V <sub>PEAK</sub>
Maximum Working Insulation Voltage		V <sub>IOWM</sub>	830	V <sub>RMS</sub>
Input to Output Test Voltage, Method B1	$V_{IORM} \times 1.875 = V_{pd (m)}$ , 100% production test, $t_{ini} = t_m = 1$ sec, partial discharge < 5 pC	V <sub>pd (m)</sub>	2199	V <sub>PEAK</sub>
Input to Output Test Voltage, Method A		V <sub>pd (m)</sub>		
After Environmental Tests Subgroup 1	$V_{IORM} \times 1.6 = V_{pd (m)}$ , $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC		1877	V <sub>PEAK</sub>
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{pd (m)}$ , $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC		1408	$V_{PEAK}$
Maximum Transient Isolation Voltage		V <sub>IOTM</sub>	8061	V <sub>PEAK</sub>
Maximum Impulse Voltage	Tested in air, 1.2 µs/50 µs waveform per IEC 61000-4-5	V <sub>IMP</sub>	8061	V <sub>PEAK</sub>
Maximum Surge Isolation Voltage Reinforced	Tested in oil, 1.2 $\mu$ s/50 $\mu$ s waveform per IEC 61000-4-5, $V_{TEST} = V_{IOSM} \times 1.3$ OR $\geq 10$ kV	V <sub>IOSM</sub>	10000	V <sub>PEAK</sub>
Safety Limiting Values	Maximum value allowed in the event of a failure (see Figure 4)			
Maximum Junction Temperature		T <sub>S</sub>	150	°C
Total Power Dissipation at 25°C		Ps	1.40	W
Insulation Resistance at T <sub>S</sub>	V <sub>IO</sub> = 500 V	R <sub>S</sub>	>109	Ω




Figure 3. ADuM320N/ADuM321N R-8 SOIC Narrow [SOIC\_N] Package Thermal Derating Curve, Dependence of Safety Limiting Values with Ambient Temperature Per DIN EN IEC 60747-17 (VDE 0884-17)

analog.com Rev. D | 12 of 23




Figure 4. ADuM320N/ADuM321N RI-8-1 Wide-Body, with Increased Creepage [SOIC\_IC] Package Thermal Derating Curve, Dependence of Safety Limiting Values with Ambient Temperature Per DIN EN IEC 60747-17 (VDE 0884-17)

# **RECOMMENDED OPERATING CONDITIONS**

Table 15. Recommended Operating Conditions

Parameter	Symbol	Rating
Operating Temperature	T <sub>A</sub>	-40°C to +125°C
Supply Voltages		
$V_{DD1}$		2.25 V to 5.5 V
$V_{DD2}$		2.25 V to 5.5 V
Input Signal Rise and Fall Times		1.0 ms

analog.com Rev. D | 13 of 23

## **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

Table 16. Absolute Maximum Ratings

Parameter	Rating
Supply Voltages	
V <sub>DD1</sub> to GND <sub>1</sub>	-0.5 V to +7.0 V
V <sub>DD2</sub> to GND <sub>2</sub>	-0.5 V to +7.0 V
Input Voltages (V <sub>IA</sub> , V <sub>IB</sub> )	-0.5 V to V <sub>DDI</sub> <sup>1</sup> + 0.5 V
Output Voltages (V <sub>OA</sub> , V <sub>OB</sub> )	$-0.5 \text{ V to V}_{DDO}^2 + 0.5 \text{ V}$
Average Output Current per Pin <sup>3</sup>	
Side 1 Output Current (I <sub>O1</sub> )	-10 mA to +10 mA
Side 2 Output Current (I <sub>O2</sub> )	-10 mA to +10 mA
Common-Mode Transients <sup>4</sup>	-300 kV/µs to +300 kV/µs
Temperature	
Storage Range (T <sub>ST</sub> )	-65°C to +150°C
Ambient Operating Range (T <sub>A</sub> )	-40°C to +125°C
Moisture Sensitivity Level	MSL3

- <sup>1</sup> V<sub>DDI</sub> is the input side supply voltage.
- <sup>2</sup> V<sub>DDO</sub> is the output side supply voltage.
- For the maximum rated current values for various ambient temperatures, see Figure 3 and Figure 4.
- Refers to the common-mode transients across the insulation barrier. Common-mode transients exceeding the absolute maximum ratings may cause latchup or permanent damage.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Table 17. Maximum Continuous Working Voltage<sup>1</sup> R-8 Narrow-Body [SOIC\_N] Package

Parameter	Rating	Constraint
AC VOLTAGE		
Bipolar Waveform		
Basic Insulation	450 V rms	Rating limited by V <sub>IOWM</sub> <sup>2</sup> (reinforced ) per IEC60747-17
Reinforced Insulation	347 V rms	Rating limited by package creepage per IEC 60664-1:2020 in pollution degree 2 environment
DC VOLTAGE		
Basic Insulation	636 VDC	Rating limited by V <sub>IORM</sub> <sup>3</sup> (reinforced) per IEC60747-17
Reinforced Insulation	347 VDC	Rating limited by package creepage per IEC 60664-1:2020 in pollution degree 2 environment

Refers to the continuous voltage magnitude imposed across the isolation barrier in pollution degree 2 environment. For more information, see the Insulation Lifetime section.

- V<sub>IOWM</sub> is the RMS or equivalent DC voltage characterizing the specified long-term withstand capability of its isolation.
- <sup>3</sup> V<sub>IORM</sub> is the maximum repetitive peak isolation voltage.

Table 18. Maximum Continuous Working Voltage<sup>1</sup> RI-8-1 Wide-Body [SOIC\_IC] Package

Parameter	Rating	Constraint
AC VOLTAGE		
Bipolar Waveform		
Basic Insulation	1000 V rms	Basic insulation rating per IEC60747-17. Accumulative failure rate over lifetime (FROL) ≤ 1000 ppm at 20 years.
Reinforced Insulation	830 V rms	Rating limited by package creepage per IEC 60664-1:2020 in pollution degree 2 environment
DC VOLTAGE		
Basic Insulation	1414 VDC	Basic insulation rating per IEC60747-17. Accumulative failure rate over lifetime (FROL) ≤ 1000 ppm at 20 years
Reinforced Insulation	830 VDC	Rating limited by package creepage per IEC 60664-1:2020 in pollution degree 2 environment

Refers to the continuous voltage magnitude imposed across the isolation barrier in pollution degree 2 environment. For more information, see the Insulation Lifetime section.

# **ELECTROSTATIC DISCHARGE (ESD) RATINGS**

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.

Field induced charged device model (FICDM) and charged device model (CDM) per ANSI/ESDA/JEDEC JS-002.

International Electrotechnical Commission (IEC) electromagnetic compatibility: Part 4-2 (IEC) per IEC 61000-4-2.

analog.com Rev. D | 14 of 23

## **ABSOLUTE MAXIMUM RATINGS**

# ESD Ratings for ADuM320N/ADuM321N

Table 19. ADuM320N/ADuM321N, 8-Lead SOIC\_N and SOIC\_IC

ESD Model	Withstand Threshold (V)	Class
HBM <sup>1</sup>	±5500 (ADuM320N)	3A
	±4500 (ADuM321N)	
CDM <sup>1</sup>	±1500	C3
IEC <sup>2</sup>	±8kV (across isolation barrier with respect to GNDx)	Level 4

<sup>&</sup>lt;sup>1</sup> With respect to local VDDx and GNDx pins.

## **ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

analog.com Rev. D | 15 of 23

<sup>&</sup>lt;sup>2</sup> Across the isolation barrier between GND<sub>1</sub> and GND<sub>2</sub>.

# PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 5. ADuM320N Pin Configuration

Table 20. ADuM320N Pin Function Descriptions

Pin Number	Mnemonic	Description
1	V <sub>DD1</sub>	Supply Voltage for Isolator Side 1. This pin requires a 0.1 µF bypass capacitor.
2	V <sub>IA</sub>	Logic Input A.
3	V <sub>IB</sub>	Logic Input B.
4	GND <sub>1</sub>	Ground Reference for Isolator Side 1.
5	GND <sub>2</sub>	Ground Reference for Isolator Side 2.
6	V <sub>OB</sub>	Logic Output B.
7	V <sub>OA</sub>	Logic Output A.
8	V <sub>DD2</sub>	Supply Voltage for Isolator Side 2. This pin requires a 0.1 µF bypass capacitor.



Figure 6. ADuM321N Pin Configuration

Table 21. ADuM321N Pin Function Descriptions

Pin Number	Mnemonic	Description
1	V <sub>DD1</sub>	Supply Voltage for Isolator Side 1. This pin requires a 0.1 µF bypass capacitor.
2	V <sub>OA</sub>	Logic Output A.
3	V <sub>IB</sub>	Logic Input B.
4	GND₁	Ground Reference for Isolator Side 1.
5	GND <sub>2</sub>	Ground Reference for Isolator Side 2.
6	V <sub>OB</sub>	Logic Output B.
7	V <sub>IA</sub>	Logic Input A.
8	$V_{DD2}$	Supply Voltage for Isolator Side 2. This pin requires a 0.1 µF bypass capacitor.

analog.com Rev. D | 16 of 23

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 7. I<sub>DD1</sub> Supply Current vs. Data Rate at Various Voltages




Figure 8. I<sub>DD2</sub> Supply Current vs. Data Rate at Various Voltages




Figure 9. I<sub>DD1</sub> Supply Current vs. Data Rate at Various Voltages




Figure 10. I<sub>DD2</sub> Supply Current vs. Data Rate at Various Voltages




Figure 11. Propagation Delay,  $t_{PLH}$ ,  $t_{PHL}$  vs. Temperature at Various Voltages




Figure 12. Pulse Width Distortion,  $t_{PWD}$  vs. Temperature at Various Voltages

analog.com Rev. D | 17 of 23

#### THEORY OF OPERATION

The ADuM320N/ADuM321N use a high-frequency carrier to transmit data across the isolation barrier using *i*Coupler chip-scale transformer coils separated by layers of polyimide isolation. Using an on/off keying (OOK) technique and the differential architecture shown in Figure 13 and Figure 14, the ADuM320N/ADuM321N have very low propagation delay and high speed.

There is no interdependency between  $V_{DD1}$  and  $V_{DD2}$  supplies. They can simultaneously operate at any voltage within their specified operating ranges and may sequence in any order. This enables the isolator to perform voltage translation of 2.5 V, 3.3 V, and 5 V logic. The architecture is designed for high common-mode transient (CMTI) immunity and high immunity to electrical noise and magnetic interference. Radiated emissions are minimized with a spread spectrum OOK carrier and other techniques.

Figure 13 shows the waveforms for models of the ADuM320N/AD-uM321N that have the condition of the fail-safe output state equal to low, where the carrier waveform is off when the input state is low. If the input side is off or not operating, the low fail-safe output state (ADuM320N0/ADuM321N0) sets the output to low. For the ADuM320N/ADuM321N that have a high fail-safe output state, Figure 14 shows the conditions where the carrier waveform is off when the input state is high. When the input side is off or not operating, the high fail-safe output state (ADuM320N1/ADuM321N1) sets the output to high. For the model numbers that have the fail-safe output state of low or the fail-safe output state of high, see the Ordering Guide section.




Figure 13. Operational Block Diagram of a Single Channel with a Low Fail-Safe Output State




Figure 14. Operational Block Diagram of a Single Channel with a High Fail-Safe Output State

analog.com Rev. D | 18 of 23

# **THEORY OF OPERATION**

## **TRUTH TABLE**

Table 22. ADuM320N/ADuM321N Truth Table (Positive Logic)

V <sub>Ix</sub> Input <sup>1, 2</sup>	V <sub>DDI</sub> State <sup>3</sup>	V <sub>DDO</sub> State <sup>4</sup>	Default Low (N0), V <sub>Ox</sub> Output <sup>1, 5, 6</sup>	Default High (N1), V <sub>Ox</sub> Output <sup>1, 5, 7</sup>	Test Conditions/ Comments
L	Powered	Powered	L	L	Normal operation
Н	Powered	Powered	Н	Н	Normal operation
L	Undervoltage	Powered	L	Н	Fail-safe output
X <sup>8</sup>	Undervoltage	Powered	Z	Z	Outputs disabled
Χ	Powered	Undervoltage	Indeterminate	Indeterminate	

- 1 L means low, H means high, X means don't care, NC means not connected, and Z means high impedance within one diode drop of GNDx.
- <sup>2</sup> V<sub>Ix</sub> refers to the input signals of a given channel (A or B).
- <sup>3</sup> V<sub>DDI</sub> refers to the supply voltages on the input sides of the given channel.
- <sup>4</sup> V<sub>DDO</sub> refers to the supply voltages on the output sides of the given channel.
- <sup>5</sup> V<sub>Ox</sub> refers to the output signals of a given channel (A or B).
- <sup>6</sup> N0 refers to the ADuM320N0/ADuM321N0 models. For more information, see the Ordering Guide section.
- N1 refers to the ADuM320N1/ADuM321N1 models. For more information, see the Ordering Guide section.
- 8 Input pins (V<sub>Ix</sub> and V<sub>Ex</sub>) on the same side as an unpowered supply must be in a low state to avoid powering the device through its ESD protection circuitry.

#### INPUT/OUTPUT SCHEMATICS




Figure 15. V<sub>IA</sub> and V<sub>IB</sub> Input Schematics




Figure 16. V<sub>OA</sub> and V<sub>OB</sub> Output Schematics

analog.com Rev. D | 19 of 23

#### **APPLICATIONS INFORMATION**

#### **PCB LAYOUT**

The ADuM320N/ADuM321N digital isolators require no external interface circuitry for the logic interfaces. Power supply bypassing is required at the input and output supply pins (see Figure 17). Bypass capacitors are to be connected between Pin 1 and Pin 4 for  $V_{DD1}$  and between Pin 8 and Pin 5 for  $V_{DD2}$ . The required bypass capacitor value is between 0.01  $\mu F$  and 0.1  $\mu F$ . The total lead length between both ends of the capacitor and the input power supply pin must not exceed 10 mm.




Figure 17. Recommended PCB Layout

In applications involving high common-mode transients, ensure that board coupling across the isolation barrier is minimized. Furthermore, design the board layout such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this can cause voltage differentials between pins exceeding the Absolute Maximum Ratings of the device, so leading to latchup or permanent damage.

For board layout guidelines, refer to the AN-1109 Application Note, Recommendations for Control of Radiated Emissions with iCoupler Devices.

# PROPAGATION DELAY RELATED PARAMETERS

Propagation delay is a parameter that describes the time required for a logic signal to propagate through a component. The propagation delay to a Logic 0 output can differ from the propagation delay to a Logic 1 output.




Figure 18. Propagation Delay Parameters

Pulse width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the timing of the input signal is preserved.

Channel matching is the maximum amount that the propagation delay differs between channels within a single ADuM320N/ADuM321N component.

Propagation delay skew is the maximum amount that the propagation delay differs between multiple ADuM320N/ADuM321N components operating under the same conditions.

#### JITTER MEASUREMENT

Figure 19 shows the resulting eye diagram for the ADuM321N. The measurement is taken using a Keysight 81160A pulse pattern generator at 100 Mbps with pseudorandom bit sequences (PRBS15) 2<sup>15</sup>-1 input. Jitter is measured using the Tektronix 6 Series B mixed-signal oscilloscope, with a TAP1500 probe and using the Tektronix jitter and analysis software. The 10% to 90% rise and fall times of the input signal from the generator approximately equals 1.2 ns. The result shows a typical output eye diagram measured on the ADuM321N. Figure 19 shows random and deterministic jitter characteristics for a PRBS input.

Total Jitter is evaluated at a BER of 1x10<sup>-12</sup> and calculated for a PRBS input with and without the effects of crosstalk. The total jitter measurement without crosstalk consists of examining one channels input, while the adjacent channels inputs are grounded. The jitter measurement with crosstalk consists of all channels switching simultaneously at the same rate.




Figure 19. ADuM321N Eye Diagram

## **INSULATION LIFETIME**

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation as well as on the materials and material interfaces.

The two types of insulation degradation of primary interest are breakdown along surfaces exposed to the air and insulation wear out. Surface breakdown is the phenomenon of surface tracking, and the primary determinant of surface creepage requirements in system level standards. Insulation wear out is the phenomenon where charge injection or displacement currents inside the insulation material cause long-term insulation degradation.

analog.com Rev. D | 20 of 23

## **APPLICATIONS INFORMATION**

## **Surface Tracking**

Surface tracking is addressed in electrical safety standards by setting a minimum surface creepage based on the working voltage, the environmental conditions, and the properties of the insulation material. Safety agencies perform characterization testing on the surface insulation of components that allows the components to be categorized in different material groups. Lower material group ratings are more resistant to surface tracking and, therefore, can provide adequate lifetime with smaller creepage. The minimum creepage for a given working voltage and material group is in each system level standard and is based on the total RMS voltage across the isolation, pollution degree, and material group. The material group and creepage for the ADuM320N/ADuM321N isolators are shown in Table 7.

#### **Insulation Wear Out**

The lifetime of insulation caused by wear out is determined by its thickness, material properties, and the voltage stress applied. It is important to verify that the product lifetime is adequate at the application working voltage. The working voltage supported by an isolator for wear out cannot be the same as the working voltage supported for tracking. The working voltage applicable to tracking is specified in most standards.

Testing and modeling have shown that the primary driver of long-term degradation is displacement current in the polyimide insulation causing incremental damage. The stress on the insulation can be broken down into broad categories, such as DC stress, which causes very little wear out because there is no displacement current, and an AC component time varying voltage stress, which causes wear out.

The ratings in certification documents are usually based on 60 Hz sinusoidal stress because this reflects isolation from line voltage. However, many practical applications have combinations of 60 Hz AC and DC across the barrier as shown in Equation 1. Because only the AC portion of the stress causes wear out, the equation can be rearranged to solve for the AC RMS voltage, as is shown in Equation 2. For insulation wear out with the polyimide materials used in these products, the AC RMS voltage determines the product lifetime.

$$V_{RMS} = \sqrt{V_{AC\,RMS}^2 + V_{DC}^2} \tag{1}$$

Or

$$V_{AC\,RMS} = \sqrt{V_{RMS}^2 - V_{DC}^2} \tag{2}$$

Where:

 $V_{RMS}$  is the total RMS working voltage.  $V_{AC\ RMS}$  is the time varying portion of the working voltage.  $V_{DC}$  is the DC offset of the working voltage.

## **Calculation and Use of Parameters Example**

The following example frequently arises in power-conversion applications. Assume that the line voltage on one side of the isolation is 240 V AC RMS and a 400 V DC bus voltage is present on the other side of the isolation barrier. The isolator material is polyimide. To establish the critical voltages in determining the creepage, clearance, and lifetime of a device, see Figure 20 and the following equations.

The working voltage across the barrier from Equation 1 is:

$$V_{RMS} = \sqrt{V_{AC RMS}^2 + V_{DC}^2}$$

$$V_{RMS} = \sqrt{240^2 + 400^2}$$

$$V_{RMS} = 466 V$$
(3)

This  $V_{\text{RMS}}$  value is the working voltage used together with the material group and pollution degree when looking up the creepage required by a system standard.

To determine if the lifetime is adequate, obtain the time varying portion of the working voltage. To obtain the AC RMS voltage, use Equation 2.

$$V_{AC RMS} = \sqrt{V_{RMS}^2 - V_{DC}^2}$$

$$V_{AC RMS} = \sqrt{466^2 - 400^2}$$

$$V_{AC RMS} = 240 \ V \ rms$$
(4)

In this case, the AC RMS voltage is simply the line voltage of 240 V rms. This calculation is more relevant when the waveform is not sinusoidal. The value is compared to the limits for working voltage in Table 17 for the expected lifetime, less than a 60 Hz sine wave, and it is well within the limit for a 50-year service life.

Note that the DC working voltage limit in Table 17 is set by the creepage of the package as specified in IEC 60664-1. This value can differ for specific system level standards.




Figure 20. Critical Voltage Example

analog.com Rev. D | 21 of 23

# **OUTLINE DIMENSIONS**

Package Drawing (Option)	Package Type	Package Description
R-8	SOIC_N	8-Lead Standard Small Outline Package
RI-8-1	SOIC_IC	8-Lead Standard Small Outline Package, with Increased Creepage

For the latest package outline information and land patterns (footprints), go to Package Index.

Updated: November 22, 2023

## **ORDERING GUIDE**

Model <sup>1, 2</sup>	Temperature Range	Package Description	Packing Quantity	Package Option
ADUM320N0BRIZ	-40°C to +125°C	8-Lead SOIC (Increased Creepage)		RI-8-1
ADUM320N0BRIZ-RL	-40°C to +125°C	8-Lead SOIC (Increased Creepage)	Reel, 1500	RI-8-1
ADUM320N0BRZ	-40°C to +125°C	8-Lead SOIC		R-8
ADUM320N0BRZ-RL7	-40°C to +125°C	8-Lead SOIC	Reel, 1000	R-8
ADUM320N0WBRIZ	-40°C to +125°C	8-Lead SOIC (Increased Creepage)		RI-8-1
ADUM320N0WBRIZ-RL	-40°C to +125°C	8-Lead SOIC (Increased Creepage)	Reel, 1500	RI-8-1
ADUM320N0WBRZ	-40°C to +125°C	8-Lead SOIC		R-8
ADUM320N0WBRZ-RL7	-40°C to +125°C	8-Lead SOIC	Reel, 1000	R-8
ADUM320N1BRIZ	-40°C to +125°C	8-Lead SOIC (Increased Creepage)		RI-8-1
ADUM320N1BRIZ-RL	-40°C to +125°C	8-Lead SOIC (Increased Creepage)	Reel, 1500	RI-8-1
ADUM320N1BRZ	-40°C to +125°C	8-Lead SOIC		R-8
ADUM320N1BRZ-RL7	-40°C to +125°C	8-Lead SOIC	Reel, 1000	R-8
ADUM320N1WBRIZ	-40°C to +125°C	8-Lead SOIC (Increased Creepage)		RI-8-1
ADUM320N1WBRIZ-RL	-40°C to +125°C	8-Lead SOIC (Increased Creepage)	Reel, 1500	RI-8-1
ADUM320N1WBRZ	-40°C to +125°C	8-Lead SOIC		R-8
ADUM320N1WBRZ-RL7	-40°C to +125°C	8-Lead SOIC	Reel, 1000	R-8
ADUM321N0BRIZ	-40°C to +125°C	8-Lead SOIC (Increased Creepage)		RI-8-1
ADUM321N0BRIZ-RL	-40°C to +125°C	8-Lead SOIC (Increased Creepage)	Reel, 1500	RI-8-1
ADUM321N0BRZ	-40°C to +125°C	8-Lead SOIC		R-8
ADUM321N0BRZ-RL7	-40°C to +125°C	8-Lead SOIC	Reel, 1000	R-8
ADUM321N0WBRIZ	-40°C to +125°C	8-Lead SOIC (Increased Creepage)		RI-8-1
ADUM321N0WBRIZ-RL	-40°C to +125°C	8-Lead SOIC (Increased Creepage)	Reel, 1500	RI-8-1
ADUM321N0WBRZ	-40°C to +125°C	8-Lead SOIC		R-8
ADUM321N0WBRZ-RL7	-40°C to +125°C	8-Lead SOIC	Reel, 1000	R-8
ADUM321N1BRIZ	-40°C to +125°C	8-Lead SOIC (Increased Creepage)		RI-8-1
ADUM321N1BRIZ-RL	-40°C to +125°C	8-Lead SOIC (Increased Creepage)	Reel, 1500	RI-8-1
ADUM321N1BRZ	-40°C to +125°C	8-Lead SOIC		R-8
ADUM321N1BRZ-RL7	-40°C to +125°C	8-Lead SOIC	Reel, 1000	R-8
ADUM321N1WBRIZ	-40°C to +125°C	8-Lead SOIC (Increased Creepage)		RI-8-1
ADUM321N1WBRIZ-RL	-40°C to +125°C	8-Lead SOIC (Increased Creepage)	Reel, 1500	RI-8-1
ADUM321N1WBRZ	-40°C to +125°C	8-Lead SOIC		R-8
ADUM321N1WBRZ-RL7	-40°C to +125°C	8-Lead SOIC	Reel, 1000	R-8

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.

analog.com Rev. D | 22 of 23

<sup>&</sup>lt;sup>2</sup> W = Qualified for Automotive Applications.

# **OUTLINE DIMENSIONS**

#### **EVALUATION BOARDS**

Model <sup>1</sup>	Description
EVAL-ADuM32XNEBZ	Evaluation Board

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.

#### **AUTOMOTIVE PRODUCTS**

The ADuM320NW/ADuM321NW models are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that this automotive model may have specifications that differ from the commercial model, therefore, designers must review the Specifications section of this data sheet carefully. Only the automotive grade product shown is available for use in automotive applications. Contact the local Analog Devices, Inc., account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for this model.

