

Micropower, Dual-Channel Digital Isolators

FEATURES

- ▶ Ultralow power operation
 - ▶ 3.3 V operation
 - ▶ 5.6 µA per channel quiescent current, refresh enabled
 - ▶ 0.3 µA per channel quiescent current, refresh disabled
 - ▶ 148 µA/Mbps per channel typical dynamic current
 - ▶ 2.5 V operation
 - ▶ 3.1 µA per channel quiescent current, refresh enabled
 - ▶ 0.1 µA per channel quiescent current, refresh disabled
 - ▶ 116 µA/Mbps per channel typical dynamic current
- ▶ Small, 20-lead SSOP package and small 8-lead SOIC package
- ▶ Bidirectional communication
- ▶ Up to 2 Mbps data rate nonreturn to zero (NRZ)
- ▶ High temperature operation: 125°C
- ▶ High common-mode transient immunity: >25 kV/µs
- Safety and Regulatory Approvals
 - ▶ R-8 [SOIC] package
 - ▶ UL 1577
 - \triangleright V_{ISO} = 3000 V rms for 1 minute
 - ▶ IEC/EN/CSA 62368-1
 - ▶ DIN EN IEC 60747-17 (VDE 0884-17)
 - ► V_{IORM} = 565 V peak
 - ▶ RS-20 [SSOP] package
 - ▶ UL 1577
 - \triangleright V_{ISO} = 3750 V rms for 1 minute
 - ▶ IEC/CSA 60950-1
 - ▶ DIN EN IEC 60747-17 (VDE 0884-17)
 - V_{IORM} = 645 V peak

APPLICATIONS

- ▶ General-purpose, low power, multichannel isolation
- ▶ 1 MHz low power serial peripheral interface (SPI)
- ▶ 4 mA to 20 mA loop process control

GENERAL DESCRIPTION

The ADuM1240/ADuM1241/ADuM1245/ADuM1246¹ are micropower, 2-channel, digital isolators based on the Analog Devices, Inc., *i*Coupler® technology. Combining high speed, complementary metal oxide semiconductor (CMOS) and monolithic air core transformer technologies, these isolation components provide outstanding performance characteristics superior to the alternatives, such as optocoupler devices. The 20-lead SSOP version of the ADuM1240/ADuM1241/ADuM1245/ADuM1246 allows control of the internal refresh functions. As shown in Figure 3, in standard operat-

 $^{1} \quad \text{Protected by U.S. Patents 5,952,849, 6,873,065, 7,075,329, 6,262,600. Other patents pending.} \\$

FUNCTIONAL BLOCK DIAGRAMS




Figure 1. 20-Lead SSOP Package Functional Block Diagram




Figure 2. 8-Lead SOIC Package Functional Block Diagram




Figure 3. Typical Total Supply Current ($I_{DD1} + I_{DD2}$) per Channel ($V_{DDx} = 3.3 \text{ V}$) as a Function of Data Rate

ing mode, when EN_x = 0 (internal refresh enabled), the current per channel is less than 10 μ A.

When EN_x = 1 (internal refresh disabled), the current per channel drops to less than 1 μ A.

The ADuM1240/ADuM1241/ADuM1245/ADuM1246 are packaged in either a 20-lead SSOP for 3.75 kV reinforced isolation or an 8-lead SOIC for 3 kV basic isolation. The devices meet regulatory requirements, such as UL and CSA standards.

Rev. C

DOCUMENT FEEDBACK
TECHNICAL SUPPORT

Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.



Micropower, Dual-Channel Digital Isolators

In addition to the space saving package options, the AD-uM1240/ADuM1241/ADuM1245/ADuM1246 operate with supplies as low as 2.25 V. All models provide low, pulse width distortion at <8 ns. In addition, every model has an input glitch filter to protect against extraneous noise disturbances.

TABLE OF CONTENTS

Features	ESD Caution	
Applications 1	Pin Configurations and Function Descriptions	
Functional Block Diagrams	Truth Tables	
General Description	Typical Performance Characteristics	
Specifications	Applications Information	
Electrical Characteristics—3.5 v Operation 4 Electrical Characteristics—2.5 V Operation 5	PCB Layout	
Electrical Characteristics—2.3 v Operation 5 Electrical Characteristics—V _{DD1} = 3.3 V,	Propagation Delay Related Parameters DC Correctness and Low Power Operation	
$V_{DD2} = 2.5 V Operation$	Magnetic Field Immunity	
Electrical Characteristics—V _{DD1} = 2.5 V,	Power Consumption	
$V_{DD2} = 3.3 V Operation$	Insulation Lifetime	
Package Characteristics8	Outline Dimensions	
Regulatory Information8	Ordering Guide	
Insulation and Safety Related Specifications9	Number of Inputs, V _{DD1} Side and V _{DD2} Side	
DIN EN IEC 60747-17 (VDE 0884-17)	Options	22
Insulation Characteristics9	Maximum Data Rate, Maximum	
Recommended Operating Conditions	Propagation Delay, and Output Default	
Absolute Maximum Ratings12	State Options	23
Continuous Working Voltage12	'	
REVISION HISTORY		
1/2025—Rev. B to Rev. C		
Changes to Features Section		
Changes to Regulatory Information Section and Table 1		
Added Table 13; Renumbered Sequentially		
Changes to Table 14		9
Changed DIN V VDE V 0884-10 (VDE V 0884-10): 200		
EN IEC 60747-17 (VDE 0884-17) Insulation Character		
Changes to Table 15 and Table 16		
Changes to Figure 4 Caption		
Changes to Table 19		
Deleted Table 18; Renumbered Sequentially		
Changes to Insulation Lifetime Section		
Deleted Figure 32 to Figure 34		21

analog.com Rev. C | 3 of 23

ELECTRICAL CHARACTERISTICS—3.3 V OPERATION

All typical specifications are at $T_A = 25^{\circ}C$, $V_{DD1} = V_{DD2} = 3.3$ V. Minimum and maximum specifications apply over the entire recommended operation range of 3.0 V \leq V_{DD1} \leq 3.6 V, 3.0 V \leq V_{DD2} \leq 3.6 V, and $-40^{\circ}C \leq$ $T_A \leq +125^{\circ}C$, unless otherwise noted. Switching specifications are tested with $C_1 = 15$ pF and CMOS signal levels, unless otherwise noted.

Table 1.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
SWITCHING SPECIFICATIONS						
Data Rate				2	Mbps	Within pulse width distortion (PWD) limit
Propagation Delay	t _{PHL} , t _{PLH}		80	180	ns	50% input to 50% output
Change vs. Temperature			200		ps/°C	
Minimum Pulse Width	PW	500			ns	Within PWD limit
Pulse Width Distortion	PWD			8	ns	t _{PLH} - t _{PHL}
Propagation Delay Skew ¹	t _{PSK}			10	ns	
Channel Matching						
Codirectional	t _{PSKCD}			10	ns	
Opposing Direction	t _{PSKOD}			15	ns	

t_{PSK} is the magnitude of the worst case difference in t_{PHL} and t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

Table 2.

I UDIC Z.						
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
SUPPLY CURRENT						2 Mbps, no load
ADuM1240/ADuM1245	I _{DD1}		366	600	μA	
	I _{DD2}		246	375	μA	
ADuM1241/ADuM1246	I _{DD1}		306	450	μA	
	I _{DD2}		306	450	μA	

Table .	3.
---------	----

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
DC SPECIFICATIONS						
Input Threshold						
Logic High	V _{IH}	0.7 V _{DDx} ¹			V	
Logic Low	V _{IL}			$0.3 V_{DDx}^{-1}$	V	
Output Voltages						
Logic High	V _{OH}	$V_{DDx}^{1} - 0.1$	3.3		V	$I_{OUTx} = -20 \mu A, V_{Ix} = V_{IxH}$
		$V_{DDx}^{1} - 0.4$	3.1		V	$I_{OUTx} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low	V _{OL}		0.0	0.1	V	$I_{OUTx} = 20 \mu A, V_{Ix} = V_{IxL}$
			0.2	0.4	V	$I_{OUTx} = 4 \text{ mA}, V_{lx} = V_{lxL}$
Input Current per Channel	l _l	-1	+0.01	+1	μA	$0 \text{ V} \leq V_{Ix} \leq V_{DDx}^{1}$
Input Switching Thresholds						
Positive Threshold Voltage	V _{T+}		1.8		V	
Negative Going Threshold	V _T -		1.2		V	
Input Hysteresis	ΔV_{T}		0.6		V	
Undervoltage Lockout, V _{DD1} or V _{DD2}	UVLO		1.5		V	
Supply Current per Channel						
Quiescent Current						
Input Supply	I _{DDI (Q)}		4.8	10	μA	EN _X low
Output Supply	I _{DDO (Q)}		8.0	6	μA	EN _X low

analog.com Rev. C | 4 of 23

Table 3. (Continued)

Parameter	Symbol	Min	Тур Ма	x Unit	Test Conditions/Comments
Input (Refresh Off)	I _{DDI (Q)}		0.12	μA	EN _X high
Output (Refresh Off)	I _{DDO (Q)}		0.13	μA	EN _X high
Dynamic Supply Current					
Input	I _{DDI (D)}		88	μA/Mbps	
Output	I _{DDO (D)}		60	μA/Mbps	
AC SPECIFICATIONS					
Output Rise Time/Fall Time	t _R /t _F		2	ns	10% to 90%
					$V_{Ix} = V_{DDx}^{1}$, $V_{CM} = 1000$ V, transient
Common-Mode Transient Immunity ²	CM	25	40	kV/μs	magnitude = 800 V
Refresh Rate	f _r		14	kbps	

 $^{^{1}}$ $V_{DDx} = V_{DD1}$ or V_{DD2} .

ELECTRICAL CHARACTERISTICS—2.5 V OPERATION

All typical specifications are at $T_A = 25^{\circ}C$, $V_{DD1} = V_{DD2} = 2.5$ V. Minimum and maximum specifications apply over the entire recommended operation range of 2.25 V \leq $V_{DD1} \leq$ 2.75 V, 2.25 V \leq $V_{DD2} \leq$ 2.75 V, and $-40^{\circ}C \leq$ $T_A \leq$ +125°C, unless otherwise noted. Switching specifications are tested with $C_L = 15$ pF and CMOS signal levels, unless otherwise noted.

Table 4.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
SWITCHING SPECIFICATIONS						
Data Rate				2	Mbps	Within PWD limit
Propagation Delay	t _{PHL} , t _{PLH}		112	180	ns	50% input to 50% output
Change vs. Temperature			280		ps/°C	
Pulse Width Distortion	PWD			12	ns	t _{PLH} - t _{PHL}
Minimum Pulse Width	PW	500			ns	Within PWD limit
Propagation Delay Skew ¹	t _{PSK}			10	ns	
Channel Matching						
Codirectional	t _{PSKCD}			10	ns	
Opposing Direction	t _{PSKOD}			30	ns	

¹ t_{PSK} is the magnitude of the worst case difference in t_{PHL} or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

Table 5.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
SUPPLY CURRENT						2 Mbps, no load
ADuM1240/ADuM1245	I _{DD1}		312	400	μA	
	I _{DD2}		168	250	μA	
ADuM1241/ADuM1246	I _{DD1}		240	375	μA	
	I _{DD2}		240	375	μA	

Table 6.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
DC SPECIFICATIONS						
Input Threshold						
Logic High	V _{IH}	0.7 V _{DDx} ¹			V	

analog.com Rev. C | 5 of 23

² |CM| is the maximum common-mode voltage slew rate that can be sustained while maintaining V_{OUT} > 0.8 V_{DDx}. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

Table 6. (Continued)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Logic Low	V _{IL}			0.3 V _{DDx} 1	V	
Output Voltages						
Logic High	V _{OH}	$V_{DDx}^{1} - 0.1$	2.5		V	$I_{Ox} = -20 \mu A, V_{Ix} = V_{IxH}$
		$V_{DDx}^{1} - 0.4$	2.35		V	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low	V _{OL}		0.0	0.1	V	$I_{Ox} = 20 \mu A, V_{Ix} = V_{IxL}$
			0.1	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
Input Current per Channel	l _l	-1	+0.01	+1	μA	$0 \text{ V} \leq \text{V}_{ x} \leq \text{V}_{DDx}^{1}$
Input Switching Thresholds						
Positive Threshold Voltage	V _{T+}		1.5		V	
Negative Going Threshold	V _T -		1.0		V	
Input Hysteresis	ΔV _T		0.5		V	
Undervoltage Lockout, V _{DD1} or V _{DD2}	UVLO		1.5		V	
Supply Current per Channel						
Quiescent Current						
Input Supply	I _{DDI (Q)}		2.6	3.75	μA	EN _X low
Output Supply	I _{DDO (Q)}		0.5	3.75	μA	EN _X low
Input (Refresh Off)	I _{DDI (Q)}		0.05		μA	EN _X high
Output (Refresh Off)	I _{DDO (Q)}		0.05		μA	EN _X high
Dynamic Supply Current						
Input	I _{DDI (D)}		76		μA/Mbps	
Output	I _{DDO (D)}		41		μA/Mbps	
AC SPECIFICATIONS						
Output Rise Time/Fall Time	t _R /t _F		2		ns	10% to 90%
Common Mada Translant Immuri 4.2	IOMI	25	40		10///	$V_{lx} = V_{DDx}^{1}$, $V_{CM} = 1000$ V, transient
Common-Mode Transient Immunity ²	CM	25	40		kV/µs	magnitude = 800 V
Refresh Rate	f _r		14		kbps	

¹ $V_{DDx} = V_{DD1}$ or V_{DD2} .

analog.com Rev. C | 6 of 23

² |CM| is the maximum common-mode voltage slew rate that can be sustained while maintaining V_{OUT} > 0.8 V_{DDx}. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

ELECTRICAL CHARACTERISTICS—V_{DD1} = 3.3 V, V_{DD2} = 2.5 V OPERATION

All typical specifications are at T_A = 25°C, V_{DD1} = 3.3 V, and V_{DD2} = 2.5 V. Minimum and maximum specifications apply over the entire recommended operation range of 3.0 V \leq V_{DD1} \leq 3.6 V, 2.25 V \leq V_{DD2} \leq 2.75 V, and -40°C \leq T_A \leq +125°C, unless otherwise noted. Switching specifications are tested with C_L = 15 pF and CMOS signal levels, unless otherwise noted.

For dc specifications and ac specifications, see Table 3 for parameters related to Side 1 operation, and see Table 6 for parameters related to Side 2 operation.

Table 7.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
SWITCHING SPECIFICATIONS						
Data Rate				2	Mbps	Within PWD limit
Propagation Delay						
Side 1 to Side 2	t _{PHL} , t _{PLH}		84	180	ns	50% input to 50% output
Side 2 to Side 1	t _{PHL} , t _{PLH}		120	180	ns	50% input to 50% output
Change vs. Temperature			280		ps/°C	
Pulse Width Distortion	PWD			12	ns	t _{PLH} - t _{PHL}
Pulse Width	PW	500			ns	Within PWD limit
Propagation Delay Skew ¹	t _{PSK}			10	ns	
Channel Matching						
Codirectional	t _{PSKCD}			10	ns	
Opposing Direction	t _{PSKOD}			60	ns	

¹ t_{PSK} is the magnitude of the worst case difference in t_{PHL} or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

Table 8.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
SUPPLY CURRENT						2 Mbps, no load
ADuM1240/ADuM1245	I _{DD1}		366	500	μA	
	I _{DD2}		168	375	μA	
ADuM1241/ADuM1246	I _{DD1}		306	400	μA	
	I _{DD2}		240	375	μA	

ELECTRICAL CHARACTERISTICS—V_{DD1} = 2.5 V, V_{DD2} = 3.3 V OPERATION

All typical specifications are at T_A = 25°C, V_{DD1} = 2.5 V, and V_{DD2} = 3.3 V. Minimum and maximum specifications apply over the entire recommended operation range of 2.25 V \leq V_{DD1} \leq 2.75 V, 3.0 V \leq V_{DD2} \leq 3.6 V, and -40°C \leq T_A \leq +125°C, unless otherwise noted. Switching specifications are tested with C_L = 15 pF and CMOS signal levels, unless otherwise noted.

For dc specifications and ac specifications, see Table 6 for parameters related to Side 1 operation, and see Table 3 for parameters related to Side 2 operation.

Table 9.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
SWITCHING SPECIFICATIONS						
Data Rate				2	Mbps	Within PWD limit
Propagation Delay						
Side 1 to Side 2	t _{PHL} , t _{PLH}		120	180	ns	50% input to 50% output
Side 2 to Side 1	t _{PHL} , t _{PLH}		84	180	ns	50% input to 50% output
Change vs. Temperature			200		ps/°C	
Pulse Width Distortion	PWD			12	ns	t _{PLH} - t _{PHL}

analog.com Rev. C | 7 of 23

Table 9. (Continued)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Pulse Width	PW	500			ns	Within PWD limit
Propagation Delay Skew ¹	t _{PSK}			10	ns	
Channel Matching						
Codirectional	t _{PSKCD}			10	ns	
Opposing Direction	t _{PSKOD}			60	ns	

¹ t_{PSK} is the magnitude of the worst case difference in t_{PHL} or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

Table 10.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
SUPPLY CURRENT						2 Mbps, no load
ADuM1240/ADuM1245	I _{DD1}		306	500	μA	
	I _{DD2}		248	375	μA	
ADuM1241/ADuM1246	I _{DD1}		240	375	μA	
	I _{DD2}		306	450	μA	

PACKAGE CHARACTERISTICS

Table 11.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Resistance (Input to Output) ¹	R _{I-O}		10 ¹³		Ω	
Capacitance (Input to Output) ¹	C _{I-O}		2		pF	f = 1 MHz
Input Capacitance ²	CI		4.0		pF	
IC Junction to Ambient Thermal Resistance	θ_{JA}		85		°C/W	Thermocouple located at center of package underside

¹ The device is considered a 2-terminal device: Pin 1 through Pin 8 are shorted together, and Pin 9 through Pin 16 are shorted together.

REGULATORY INFORMATION

The ADuM1240/ADuM1241/ADuM1245/ADuM1246 certification approvals are listed in Table 12.

Table 12. 8-Lead SOIC (R-8)

UL	CSA	VDE
UL 1577 ¹	IEC/EN/CSA 62368-1	DIN EN IEC 60747-17 (VDE 0884-17) ²
Single protection, 3000 V rms	Basic insulation, 300 V rms	Reinforced insulation, 565 V peak
	Reinforced insulation, 150 V rms	
File No. E214100	File No. 205078	Certificate No. 40011599

¹ In accordance with UL1577, each ADuM1240/ADuM1241/ADuM1245/ADuM1246 is proof tested by applying an insulation test voltage ≥3000 V rms for 1 second (current leakage detection limit = 5 μA).

analog.com Rev. C | 8 of 23

² Input capacitance is from any input data pin to ground.

² In accordance with DIN EN IEC 60747-17 (VDE 0884-17), each ADuM1240/ADuM1241/ADuM1245/ADuM1246 is proof tested by applying an insulation test voltage ≥1050 V peak for 1 second (partial discharge detection limit = 5 pC). The asterisk (*) marked on the component designates DIN ENC IEC 60747-17 (VDE 0884-17) approval.

Table 13. 20-Lead SSOP (RS-20)

UL	CSA	VDE		
UL 1577 ¹	IEC/EN/CSA 62368-1	DIN EN IEC 60747-17 (VDE 0884-17) ²		
Single protection, 3750 V rms	Basic insulation, 510 V rms	Reinforced insulation, 645 V peak		
	Reinforced insulation, 255 V rms			
File No. E214100	File No. 205078	Certificate No. 40011599		

¹ In accordance with UL1577, each ADuM1240/ADuM1241/ADuM1245/ADuM1246 is proof tested by applying an insulation test voltage ≥3750 V rms for 1 second (current leakage detection limit = 5 μA).

INSULATION AND SAFETY RELATED SPECIFICATIONS

Table 14.

Parameter	Symbol	Value	Unit	Test Conditions/Comments
Rated Dielectric Insulation Voltage			V rms	1 minute duration
8-Lead SOIC		3000		
20 Lead SSOP		3750		
Minimum External Air Gap (Clearance) ^{1, 2}	L(I01)		mm	Measured from input terminals to output terminals, shortest distance path along package body
8-Lead SOIC		4		
20-Lead SSOP		5.1		
Minimum External Tracking (Creepage) ¹	L (102)		mm	Measured from input terminals to output terminals, shortest distance path along body
8-Lead SOIC		4		
20-Lead SSOP		5.1		
Minimum Clearance in the Plane of the Printed Circuit Board (PCB Clearance)	L(PCB)		mm	Measured from input terminals to output terminals, shortest distance through air, line of sight, in the PCB mounting plane
8-Lead SOIC		4		
20-Lead SSOP		5.1		
Minimum Internal Gap (Internal Clearance)		18	μm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index) ³	CTI	>400	V	DIN IEC 112/VDE 0303 Part 1
Material Group		II		Material Group per IEC 60664-1

¹ In accordance with IEC 62368-1 guidelines for the measurement of creepage and clearance distances for a pollution degree of 2 and altitudes ≤2000 meters.

DIN EN IEC 60747-17 (VDE 0884-17) INSULATION CHARACTERISTICS

These isolators are suitable for reinforced electrical isolation within the safety limit data only. Maintenance of the safety data is ensured by protective circuits. The asterisk (*) marked on packages denotes DIN EN IEC 60747-17 (VDE 0884-17) approval.

Table 15. 8-Lead SOIC (R-8)

Parameter	Test Conditions/Comments	Symbol	Characteristic	Unit
Overvoltage Category per IEC 60664-1				
≤ 150 V rms			I to IV	
≤ 300 V rms			I to III	
≤ 400 V rms			I to II	
Climatic Classification			40/105/21	

analog.com Rev. C | 9 of 23

² In accordance with DIN EN IEC 60747-17 (VDE 0884-17), each ADuM1240/ADuM1241/ADuM1245/ADuM1246 is proof tested by applying an insulation test voltage ≥1209 V peak for 1 second (partial discharge detection limit = 5 pC). The asterisk (*) marked on the component designates DIN ENC IEC 60747-17 (VDE 0884-17) approval.

² Consideration must be given to pad layout to ensure the minimum required distance for clearance is maintained.

³ CTI rating for the ADuM1240 is >400 V and Material Group II isolation group.

SPECIFICATIONS

Table 15. 8-Lead SOIC (R-8) (Continued)

Parameter	Test Conditions/Comments	Symbol	Characteristic	Unit
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum Repetitive Isolation Voltage		V _{IORM}	565	V peak
Maximum Working Insulation Voltage		V _{IOWM}	400	V rms
Input to Output Test Voltage, Method b1	$V_{IORM} \times 1.875 = V_{pd(m)}$, 100% production test, $t_{ini} = t_m$ = one second, partial discharge < 5 pC	$V_{pd(m)}$	1059	V peak
Input to Output Test Voltage, Method a				
After Environmental Tests Subgroup 1	$V_{IORM} \times 1.6 = V_{pd(m)}$, $t_{ini} = 60$ seconds, $t_m = 10$ seconds, partial discharge < 5 pC	$V_{pd(m)}$	904	V peak
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{pd(m)}$, t_{ini} = 60 seconds, t_m = 10 seconds, partial discharge < 5 pC	$V_{pd(m)}$	678	V peak
Maximum Transient Isolation Voltage	V _{TEST} = 1.2 × V _{IOTM} , t = 1 second (100% production)	V _{IOTM}	4000	V peak
Maximum Impulse Voltage	Surge voltage in air, waveform per IEC 61000-4-5	V _{IMP}	4000	V peak
Maximum Surge Isolation Voltage	$V_{TEST} \ge 1.3 \times V_{IMP}$ (sample test), tested in oil, waveform per IEC 61000-4-5	V _{IOSM}	10000	V peak
Safety Limiting Values	Maximum value allowed in the event of a failure (see Figure 4)			
Case Temperature		T _S	150	°C
Total Power Dissipation at 25°C		I _{S1}	1.64	W
Insulation Resistance at T _S	V _{IO} = 500 V	R _S	>10 ⁹	Ω

Table 16. 20-Lead SSOP (RS-20)

Parameter	Test Conditions/Comments	Symbol	Characteristic	Unit
Overvoltage Category per IEC 60664-1				
≤ 150 V rms			I to IV	
≤ 300 V rms			I to III	
≤ 400 V rms			I to II	
Climatic Classification			40/105/21	
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum Working Insulation Voltage		V _{IORM}	645	V peak
Maximum Working Insulation Voltage		V _{IOWM}	456	V rms
Input to Output Test Voltage, Method b1	$V_{IORM} \times 1.875 = V_{pd(m)}$, 100% production test, $t_{ini} = t_m =$ one second, partial discharge < 5 pC	$V_{pd(m)}$	1209	V peak
Input to Output Test Voltage, Method a				
After Environmental Tests Subgroup 1	$V_{IORM} \times 1.6 = V_{pd(m)}$, t_{ini} =60 seconds, t_m = 10 seconds, partial discharge < 5 pC	V _{pd(m)}	1032	V peak
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{pd(m)}$, $t_{ini} = 60$ seconds, $t_m = 10$ seconds, partial discharge < 5 pC	V _{pd(m)}	774	V peak
Maximum Transient Isolation Voltage	V _{TEST} = 1.2 × V _{IOTM} , t = 1 second (100% production)	V _{IOTM}	6000	V peak
Maximum Impulse Voltage	Surge voltage in air, waveform per IEC 61000-4-5	V _{IMP}	6000	V peak
Maximum Surge Isolation Voltage	$V_{TEST} \ge 1.3 \times V_{IMP}$ (sample test), tested in oil, waveform per IEC 61000-4-5	V _{IOSM}	10000	V peak
Safety Limiting Values	Maximum value allowed in the event of a failure (see Figure 4)			
Case Temperature		T _S	150	°C
Side 1 I _{DD1} Current		I _{S1}	2.5	W
Insulation Resistance at T _S	V _{IO} = 500 V	R _S	>10 ⁹	Ω

analog.com Rev. C | 10 of 23




Figure 4. Thermal Derating Curve, Dependent on Safety Limiting Values with Ambient Temperature per DIN EN IEC 60747-17 (VDE 0884-17)

RECOMMENDED OPERATING CONDITIONS

Table 17.

Parameter	Symbol	Min	Max	Unit
Operating Temperature	T _A	-40	+125	°C
Supply Voltages ¹	V _{DD1} , V _{DD2}	2.25	3.6	V
Input Signal Rise and Fall Times			1.0	ms

¹ See the DC Correctness and Low Power Operation section for more information.

analog.com Rev. C | 11 of 23

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 18.

Parameter	Rating		
Storage Temperature (T _{ST}) Range	-65°C to +150°C		
Ambient Operating Temperature (T _A) Range	-40°C to +125°C		
Supply Voltages (V _{DD1} , V _{DD2})	-0.5 V to +5 V		
Input Voltages (V _{IA} , V _{IB})	-0.5 V to V _{DDI} + 0.5 V		
Output Voltages (V _{OA} , V _{OB})	-0.5 V to V _{DD2} + 0.5 V		
Average Output Current per Pin ¹			
Side 1 (I _{O1})	-10 mA to +10 mA		
Side 2 (I _{O2})	-10 mA to +10 mA		
Common-Mode Transients ²	-100 kV/µs to +100 kV/µs		

¹ See Figure 4 for maximum rated current values for various temperatures.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other

conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

CONTINUOUS WORKING VOLTAGE

Table 19. Maximum Continuous Working Voltage

Parameter	R-8	RS-20	Unit	Applicable Certification
AC Voltage Bipolar Waveform	565	645	V peak	Reinforced insulation per IEC 60747-17 (VDE 0884-17) ¹

Refers to the continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

analog.com Rev. C | 12 of 23

Refers to common-mode transients across the insulation barrier. Common-mode transients exceeding the absolute maximum ratings can cause latch-up or permanent damage.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS





Figure 5. ADuM1240/ADuM1245 8-Lead SOIC (R-8) Pin Configuration



NIC = NOT INTERNALLY CONNECTED. §

Figure 6. ADuM1240/ADuM1245 20-Lead SSOP (RS-20) Pin Configuration

Table 20, ADuM1240/ADuM1245 8-Lead SOIC (R-8) and 20-Lead SSOP (RS-20) Pin Function Descriptions 1

8-Lead SOIC	20-Lead SSOP Pin		
Pin No. ²	No.	Mnemonic	Description
1	1	V _{DD1}	Supply Voltage for Isolator Side 1 (2.25 V to 3.6 V). Connect a ceramic bypass capacitor in the range of 0.01 μF to 0.1 μF between V _{DD1} and GND ₁ .
N/A	2	GND ₁	Ground 1. Ground reference for Isolator Side 1. Pin 2 and Pin 10 are internally connected, and connecting both to GND ₁ is recommended.
N/A	3	NIC	Not Internally Connected. Leave this pin floating.
N/A	4	NIC	Not Internally Connected. Leave this pin floating.
2	5	V _{IA}	Logic Input A.
3	6	V _{IB}	Logic Input B.
N/A	7	EN ₁	Refresh and Watchdog Enable 1. In the 20-lead SSOP package, connecting Pin 7 to GND ₁ enables the input/output refresh and watchdog functionality for Side 1, supporting standard <i>i</i> Coupler operation. Tying Pin 7 to V _{DD1} disables the refresh and watchdog functionality for the lowest power operation. See the DC Correctness and Low Power Operation section for a description of this mode. EN ₁ and EN ₂ must be set to the same logic state.
N/A	8	NIC	Not Internally Connected. Leave this pin floating.
N/A	9	NIC	Not Internally Connected. Leave this pin floating.
4	10	GND ₁	Ground 1. Ground reference for Isolator Side 1. In the 20-lead SSOP package, Pin 2 and Pin 10 are internally connected, and connecting both to GND ₁ is recommended.
5	11	GND ₂	Ground 2. Ground reference for Isolator Side 2. In the 20-lead SSOP package, Pin 11 and Pin 19 are internally connected, and connecting both to GND ₂ is recommended.
N/A	12	NIC	Not Internally Connected. Leave this pin floating.
N/A	13	NIC	Not Internally Connected. Leave this pin floating.
N/A	14	EN ₂	Refresh and Watchdog Enable 2. In the 20-lead SSOP package, connecting Pin 14 to GND ₂ enables the input/output refresh and watchdog functionality for Side 2, supporting standard <i>i</i> Coupler operation. Tying Pin 14 to V _{DD2} disables the refresh and watchdog functionality for lowest power operation. See the DC Correctness and Low Power Operation section for a description of this mode. EN1 and EN2 must be set to the same logic state.
6	15	V _{OB}	Logic Output B.
7	16	V _{OA}	Logic Output A.
N/A	17	NIC	Not Internally Connected. Leave this pin floating.
N/A	18	NIC	Not Internally Connected. Leave this pin floating.
N/A	19	GND ₂	Ground 2. Ground reference for Isolator Side 2. In the 20-lead SSOP package, Pin 11 and Pin 19 are internally connected, and connecting both to GND ₂ is recommended.
8	20	V _{DD2}	Supply Voltage for Isolator Side 2 (2.25 V to 3.6 V). Connect a ceramic bypass capacitor in the range of 0.01 μ F to 0.1 μ F between V _{DD2} and GND ₂ .

¹ Reference AN-1109 for specific layout guidelines.


analog.com Rev. C | 13 of 23

² N/A means not applicable.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 7. ADuM1241/ADuM1246 8-Lead SOIC (R-8) Pin Configuration



NIC = NOT INTERNALLY CONNECTED.

Figure 8. ADuM1241/ADuM1246 20-Lead SSOP (RS-20) Pin Configuration

Table 21, ADuM1241/ADuM1246 8-Lead SOIC (R-8) and 20-Lead SSOP (RS-20) Pin Function Descriptions 1

8-Lead SOIC	20-Lead SSOP Pin		
Pin No. ²	No.	Mnemonic	Description
1	1	V _{DD1}	Supply Voltage for Isolator Side 1 (2.25 V to 3.6 V). Connect a ceramic bypass capacitor in the range of 0.01 μ F to 0.1 μ F between V_{DD1} and GND_1 .
N/A	2	GND ₁	Ground 1. Ground reference for Isolator Side 1. Pin 2 and Pin 10 are internally connected, and connecting both to GND ₁ is recommended.
N/A	3	NIC	Not Internally Connected. Leave this pin floating.
N/A	4	NIC	Not Internally Connected. Leave this pin floating.
2	5	V _{OA}	Logic Output A.
3	6	V _{IB}	Logic Input B.
N/A	7	EN ₁	Refresh and Watchdog Enable 1. In the 20-lead SSOP package, connecting Pin 7 to GND ₁ enables the input/output refresh and watchdog functionality for Side 1, supporting standard <i>i</i> Coupler operation. Tying Pin 7 to V _{DD1} disables the refresh and watchdog functionality for the lowest power operation. See the DC Correctness and Low Power Operation section for a description of this mode. EN ₁ and EN ₂ must be set to the same logic state.
N/A	8	NIC	Not Internally Connected. Leave this pin floating.
N/A	9	NIC	Not Internally Connected. Leave this pin floating.
4	10	GND ₁	Ground 1. Ground reference for Isolator Side 1. In the 20-lead SSOP package, Pin 2 and Pin 10 are internally connected, and connecting both to GND ₁ is recommended.
5	11	GND ₂	Ground 2. Ground reference for Isolator Side 2. In the 20-lead SSOP package, Pin 11 and Pin 19 are internally connected, and connecting both to GND ₂ is recommended.
N/A	12	NIC	Not Internally Connected. Leave this pin floating.
N/A	13	NIC	Not Internally Connected. Leave this pin floating.
N/A	14	EN ₂	Refresh and Watchdog Enable 2. In the 20-lead SSOP package, connecting Pin 14 to GND ₂ enables the input/output refresh and watchdog functionality for Side 2, supporting standard <i>i</i> Coupler operation. Tying Pin 14 to V _{DD2} disables the refresh and watchdog functionality for lowest power operation. See the DC Correctness and Low Power Operation section for a description of this mode. EN1 and EN2 must be set to the same logic state.
6	15	V _{OB}	Logic Output B.
7	16	VIA	Logic Input A.
N/A	17	NIC	Not Internally Connected. Leave this pin floating.
N/A	18	NIC	Not Internally Connected. Leave this pin floating.
N/A	19	GND ₂	Ground 2. Ground reference for Isolator Side 2. In the 20-lead SSOP package, Pin 11 and Pin 19 are internally connected, and connecting both to GND ₂ is recommended.
8	20	V _{DD2}	Supply Voltage for Isolator Side 2 (2.25 V to 3.6 V). Connect a ceramic bypass capacitor in the range of 0.01 μ F to 0.1 μ F between V _{DD2} and GND ₂ .

¹ Reference AN-1109 for specific layout guidelines.

analog.com Rev. C | 14 of 23

² N/A means not applicable.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

TRUTH TABLES

Table 23 provides the truth table (positive logic) for the ADuM1240 and the ADuM1241, and Table 24 provides the truth table (positive logic) for the ADuM1245 and the ADuM1246. For a description of the abbreviations used in the truth tables, see Table 22.

Table 22. Truth Table Abbreviations

Letter	Description
Н	High level
L	Low level
\uparrow	Rising data transition
\downarrow	Falling data transition
Χ	Irrelevant
Q_{O}	Level of V _{OX} prior to levels being established
Z	High impedance

Table 23. ADuM1240/ADuM1241 Truth Table (Positive Logic)^{1, 2, 3}

			EN _x		
V _{Ix} Input	V _{DDI} State	V _{DDO} State	State	V _{Ox} Output	Description
Н	Powered	Powered	L	Н	Normal operation; data is high and refresh is enabled.
L	Powered	Powered	L	L	Normal operation; data is low and refresh is enabled.
X	Unpowered	Powered	L	Н	Input unpowered. Outputs are in the default high state. Outputs return to the input state within 150 μ s of V_{DDI} power restoration. See the pin function descriptions (Table 20 and Table 21) for details.
X	Unpowered	Powered	Н	Q _O	Input unpowered. Outputs are static at the level that was last sent from the input or at the power-up level. See the pin function descriptions (Table 20 and Table 21) for details.
	Powered	Powered	Н	Н	Output is high after propagation delay, refresh is disabled.
	Powered	Powered	Н	L	Output is low after propagation delay, refresh is disabled.
X	Powered	Unpowered	X	Z	Output unpowered. Output pins are in high impedance state. Outputs return to the input state within 150 μ s of V_{DDO} power restoration. See the pin function descriptions (Table 20 and Table 21) for details.

 $^{^{1}}$ V_{Ix} and V_{Ox} refer to the input and output signals of a given channel (A, B, C, or D).

Table 24. ADuM1245/ADuM1246 Truth Table (Positive Logic)^{1, 2, 3}

V _{Ix} Input	V _{DDI} State	V _{DDO} State	EN _x State	V _{Ox} Output	Description	
Н	Powered	Powered	L	Н	Normal operation; data is high and refresh is enabled.	
L	Powered	Powered	L	L	Normal operation; data is low and refresh is enabled.	
X	Unpowered	Powered	L	L	Input unpowered. Outputs are in the default low state. Outputs return to the input state within $150~\mu s$ of V_{DDI} power restoration. See the pin function descriptions (Table 20 and Table 21) for details.	
Χ	Unpowered	Powered	Н	Q _O	Input unpowered. Outputs are static at the level that was last sent from the input or at the power-up level. See the pin function descriptions (Table 20 and Table 21) for details.	
	Powered	Powered	Н	Н	Output is high, refresh is disabled.	
	Powered	Powered	Н	L	Output is low, refresh is disabled.	
X	Powered	Unpowered	X	Z	Output unpowered. Output pins are in high impedance state. Outputs return to input state within 150 μ s of V_{DDO} power restoration. See the pin function descriptions (Table 20 and Table 21) for details.	

 $^{^{1}}$ V_{Ix} and V_{Ox} refer to the input and output signals of a given channel (A, B, C, or D).

analog.com Rev. C | 15 of 23

² V_{DDI} refers to the power supply on the input side of a given channel (A, B, C, or D).

³ V_{DDO} refers to the power supply on the output side of a given channel (A, B, C, or D).

² V_{DDI} refers to the power supply on the input side of a given channel (A, B, C, or D).

³ V_{DDO} refers to the power supply on the output side of a given channel (A, B, C, or D).

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 9. Current Consumption per Input vs. Data Rate for 2.5 V, EN_x = Low Operation




Figure 10. Current Consumption per Output vs. Data Rate for 2.5 V, $EN_x =$ Low Operation




Figure 11. Current Consumption per Input vs. Data Rate for 3.3 V, $EN_x = Low$ Operation




Figure 12. Current Consumption per Output vs. Data Rate for 3.3 V, EN_x = Low Operation




Figure 13. Current Consumption per Input vs. Data Rate for 2.5 V, EN_x = High Operation




Figure 14. Current Consumption per Output vs. Data Rate for 2.5 V, EN_x = High Operation

analog.com Rev. C | 16 of 23

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 15. Current Consumption per Input vs. Data Rate for V_{DDx} = 3.3 V, EN_x = High Operation




Figure 16. Current Consumption per Output vs. Data Rate for $V_{DDx} = 3.3 V$, $EN_x = High Operation$




Figure 17. Typical I_{DDx} Current per Input vs. Data Input Voltage for $V_{DDx} = 3.3$




Figure 18. I_{DDx} Current per Input vs. Data Input Voltage for V_{DDx} = 2.5 V




Figure 19. Typical Input and Output Supply Current per Channel vs. Temperature for $V_{DDx} = 2.5 \text{ V}$, Data Rate = 100 kbps




Figure 20. Typical Input and Output Supply Current per Channel vs. Temperature for $V_{DDx} = 3.3 \text{ V}$, Data Rate = 100 kbps

analog.com Rev. C | 17 of 23

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 21. Typical Input and Output Supply Current per Channel vs. Temperature for V_{DDX} = 2.5 V, Data Rate = 1000 kbps




Figure 22. Typical Input and Output Supply Current per Channel vs. Temperature for $V_{\rm DDX}$ = 3.3 V, Data Rate = 1000 kbps




Figure 23. Typical Propagation Delay vs. Temperature for V_{DDx} = 3.3 V or V_{DDx} = 2.5 V




Figure 24. Typical Glitch Filter Operation Threshold




Figure 25. Typical Refresh Period vs. Temperature for 3.3 V and 2.5 V Operation




Figure 26. Typical Refresh Period vs. V_{DDx} Voltage

analog.com Rev. C | 18 of 23

APPLICATIONS INFORMATION

PCB LAYOUT

The ADuM1240/ADuM1241/ADuM1245/ADuM1246 digital isolators require no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at both the input and output supply pins: V_{DD1} and V_{DD2} (see Figure 27). Maintain the capacitor value between 0.01 µF and 0.1 µF and for best results, ensure that the total lead length between both ends of the capacitor and the input power supply does not exceed 20 mm.

With proper PCB design choices, these digital isolators readily meet CISPR 22 Class A (and FCC Class A) emissions standards, as well as the more stringent CISPR 22 Class B (and FCC Class B) standards in an unshielded environment. Refer to AN-1109 for PCB related electromagnetic interference (EMI) mitigation techniques, including board layout and stack up issues.




Figure 27. Recommended PCB Layout, 20-Lead SSOP (RS-20)




Figure 28. Recommended PCB Layout, 8-Lead SOIC (R-8)

For applications involving high common-mode transients, it is important to minimize board coupling across the isolation barrier. Furthermore, design the board layout so that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this equal capacitive coupling of pins can cause voltage differentials between pins exceeding the absolute maximum ratings of the device, thereby leading to latch-up or permanent damage.

PROPAGATION DELAY RELATED PARAMETERS

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The input to output propagation delay time for a high to low transition can differ from the propagation delay time of a low to high transition.




Figure 29. Propagation Delay Parameters

Pulse width distortion is the maximum difference between these two propagation delay values, and an indication of how accurately the timing of the input signal is preserved.

Channel to channel matching refers to the maximum amount the propagation delay differs between channels within a single component of the ADuM1240/ADuM1241/ADuM1245/ADuM1246.

Propagation delay skew refers to the maximum amount the propagation delay differs between multiple ADuM1240/ADuM1241/ADuM1245/ADuM1246 components operating under the same conditions.

DC CORRECTNESS AND LOW POWER OPERATION

Standard Operating Mode

Positive and negative logic transitions at the isolator input cause narrow (~1 ns) pulses to be sent to the decoder using the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions. When refresh and watchdog functions are enabled, by pulling EN $_1$ and EN $_2$ low, in the absence of logic transitions at the input for more than ~140 μs , a periodic set of refresh pulses, indicative of the correct input state, is sent to ensure dc correctness at the output. If the decoder receives no internal pulses of more than approximately 200 μs , the device assumes that the input side is unpowered or nonfunctional, in which case, the isolator watchdog circuit forces the output to a default state. The default state is either high, as in the ADuM1240 and ADuM1241 versions, or low, as in the ADuM1245 and ADuM1246 versions.

Low Power Operating Mode

For the lowest power consumption, disable the refresh and watch-dog functions of the ADuM1240/ADuM1241/ADuM1245/ADuM1246 by pulling EN_1 and EN_2 to logic high. These control pins must be set to the same value on each side of the component for proper operation.

In this mode, the current consumption of the chip drops to the microampere range. However, be careful when using this mode, because dc correctness is no longer guaranteed at startup. For example, if the following sequence of events occurs:

- 1. Power is applied to Side 1.
- 2. A high level is asserted on the V_{IA} input.
- 3. Power is applied to Side 2.

The high on V_{IA} is not automatically transferred to the Side 2 V_{OA} , and there can be a level mismatch that is not corrected until a transition occurs at V_{IA} . When power is stable on each side, and a transition occurs on the input of the channel, the input and output state of that channel is correctly matched. This contingency can be resolved in several ways, such as sending dummy data, or toggling refresh on for a short period to force synchronization after turn on.

analog.com Rev. C | 19 of 23

APPLICATIONS INFORMATION

Recommended Input Voltage for Low Power Operation

The ADuM1240/ADuM1241/ADuM1245/ADuM1246 implement Schmitt trigger input buffers so that the devices operate cleanly in low data rate, or in noisy environments. Schmitt triggers allow a small amount of shoot through current when the input voltage is not approximate to either $V_{\rm DDx}$ or ${\rm GND}_{\rm x}$ levels. Shoot through is possible because the two transistors are both slightly on when input voltages are in the middle of the supply range. For many digital devices, this leakage is not a large portion of the total supply current and cannot be noticed; however, in the ultralow power ADuM1240/ADuM1241/ADuM1245/ADuM1246, this leakage can be larger than the total operating current of the device and must not be ignored.

To achieve optimum power consumption with the ADuM1240/ADuM1241/ADuM1245/ADuM1246, always drive the inputs as near to V_{DDx} or GND_x levels as possible. Figure 17 and Figure 18 illustrate the shoot through leakage of an input; therefore, whereas the logic thresholds of the input are standard CMOS levels, optimum power performance is achieved when the input logic levels are driven within 0.5 V of either V_{DDx} or GND_x levels.

MAGNETIC FIELD IMMUNITY

The limitation on the magnetic field immunity of the device is set by the condition in which, induced voltage in the transformer receiving coil is sufficiently large, to either falsely set or reset the decoder. The following analysis defines such conditions. The ADuM1240 is examined in a 3 V operating condition, because it represents the typical mode of operation for these products.

The pulses at the transformer output have an amplitude greater than 1.5 V. The decoder has a sensing threshold of about 1.0 V, therefore establishing a 0.5 V margin in which induced voltages are tolerated. The voltage induced across the receiving coil is given by

$$V = (-d\beta/dt) \sum_{n} \pi r_n^2; n = 1, 2, ..., N$$
 (1)

where:

 β is the magnetic flux density. r_n is the radius of the n^{th} turn in the receiving coil. N is the number of turns in the receiving coil.

Given the geometry of the receiving coil in the ADuM1240, and an imposed requirement that the induced voltage be, at most, 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated as shown in Figure 30.




Figure 30. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.5 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. If such an event occurs, with the worst case polarity, during a transmitted pulse, it would reduce the received pulse from >1.0 V to 0.75 V. This is still higher than the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the ADuM1240 transformers. Figure 31 expresses these allowable current magnitudes as a function of frequency for selected distances. The ADuM1240 is very insensitive to external fields. Only extremely large, high frequency currents, very close to the component, could potentially be a concern. For the 1 MHz example noted, the user would have to place a 1.2 kA current 5 mm away from the ADuM1240 to affect component operation.




Figure 31. Maximum Allowable Current for Various Currents to ADuM1240 Spacings

Note that at combinations of strong magnetic field and high frequency, any loops formed by PCB traces could induce sufficiently large error voltages to trigger the thresholds of succeeding circuitry. Avoid PCB structures that form loops.

analog.com Rev. C | 20 of 23

APPLICATIONS INFORMATION

POWER CONSUMPTION

The supply current with refresh enabled at a given channel of the ADuM1240/ADuM1241/ADuM1245/ADuM1246 isolators, is a function of the supply voltage, the data rate of the channel, and the output load of the channel.

For each input channel, the supply current is given by

$$I_{DDI} = I_{DDI(Q)} f \le 0.5 f_r \tag{2}$$

$$I_{DDI} = I_{DDI(D)} \times (2f - f_r) + I_{DDI(Q)} f > 0.5 f_r$$
(3)

For each output channel, the supply current is given by

$$I_{DDO} = I_{DDO(Q)} f \le 0.5 f_r$$
 (4)

$$I_{DDO} = (I_{DDO(D)} + (0.5 \times 10^{-3}) \times C_L \times V_{DDO}) \times (2f - f_r) + I_{DDO}$$

$$(5)$$

where:

 $I_{DDI(D)}$ and $I_{DDO(D)}$ are the input and output dynamic supply currents per channel (mA/Mbps).

 C_{l} is the output load capacitance (pF).

 V_{DDO} is the output supply voltage (V).

f is the input logic signal frequency (MHz); it is half the input data rate, expressed in units of Mbps.

 f_r is the input stage refresh rate (Mbps) = $1/T_r$ (µs).

 $I_{DDI (Q)}$ and $I_{DDO (Q)}$ are the specified input and output quiescent supply currents (mA).

To calculate the total V_{DD1} and V_{DD2} supply current, the supply currents for each input and output channel corresponding to V_{DD1} and V_{DD2} are calculated and totaled. Figure 9 through Figure 16 show per channel supply currents as a function of data rate for an unloaded output condition.

INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM1240/ADuM1241/ADuM1245/ADuM1246.

Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage. The values shown in Table 19 summarize the maximum continuous working voltages as per IEC 60747-17. Operation at working voltages higher than the service life voltage listed leads to premature insulation failure.

analog.com Rev. C | 21 of 23

OUTLINE DIMENSIONS

Package Drawing (Option)	Package Type	Package Description
R-8	SOIC_N	8-Lead Standard Small Outline Package, Narrow Body
RS-20	SSOP	20-Lead Shrink Small Outline Package

For the latest package outline information and land patterns (footprints), go to Package Index.

ORDERING GUIDE

Model ^{1, 2}	Temperature Range	Package Description	Packing Quantity	Package Option
ADuM1240ARZ	−40°C to +125°C	8-Lead SOIC_N	Tube, 98	R-8
ADuM1240ARZ-RL7	-40°C to +125°C	8-Lead SOIC_N	Reel, 1000	R-8
ADuM1240ARSZ	-40°C to +125°C	20-Lead SSOP	Tube, 66	RS-20
ADuM1240ARSZ-RL7	-40°C to +125°C	20-Lead SSOP	Reel, 500	RS-20
ADuM1241ARZ	-40°C to +125°C	8-Lead SOIC_N	Tube, 98	R-8
ADuM1241ARZ-RL7	-40°C to +125°C	8-Lead SOIC_N	Reel, 1000	R-8
ADuM1241ARSZ	-40°C to +125°C	20-Lead SSOP	Tube, 66	RS-20
ADuM1241ARSZ-RL7	-40°C to +125°C	20-Lead SSOP	Reel, 500	RS-20
ADuM1245ARZ	-40°C to +125°C	8-Lead SOIC_N	Tube, 98	R-8
ADuM1245ARZ-RL7	-40°C to +125°C	8-Lead SOIC_N	Reel, 1000	R-8
ADuM1245ARSZ	-40°C to +125°C	20-Lead SSOP	Tube, 66	RS-20
ADuM1245ARSZ-RL7	-40°C to +125°C	20-Lead SSOP	Reel, 500	RS-20
ADuM1246ARZ	-40°C to +125°C	8-Lead SOIC_N	Tube, 66	R-8
ADuM1246ARZ-RL7	-40°C to +125°C	8-Lead SOIC_N	Reel, 500	R-8
ADuM1246ARSZ	-40°C to +125°C	20-Lead SSOP	Tube, 600	RS-20
ADuM1246ARSZ-RL7	-40°C to +125°C	20-Lead SSOP	Reel, 500	RS-20

¹ Z = RoHS Compliant Part.

NUMBER OF INPUTS, V_{DD1} SIDE AND V_{DD2} SIDE OPTIONS

Model ^{1, 2}	No. of Inputs, V _{DD1} Side	No. of Inputs, V _{DD2} Side
ADuM1240ARZ	2	0
ADuM1240ARZ-RL7	2	0
ADuM1240ARSZ	2	0
ADuM1240ARSZ-RL7	2	0
ADuM1241ARZ	1	1
ADuM1241ARZ-RL7	1	1
ADuM1241ARSZ	1	1
ADuM1241ARSZ-RL7	1	1
ADuM1245ARZ	2	0
ADuM1245ARZ-RL7	2	0
ADuM1245ARSZ	2	0
ADuM1245ARSZ-RL7	2	0
ADuM1246ARZ	1	1
ADuM1246ARZ-RL7	1	1
ADuM1246ARSZ	1	1
ADuM1246ARSZ-RL7	1	1

¹ Z = RoHS Compliant Part.

analog.com Rev. C | 22 of 23

² Tape and reel is available. The addition of the -RL7 suffix indicates that the product is shipped on 7" tape and reel.

OUTLINE DIMENSIONS

MAXIMUM DATA RATE, MAXIMUM PROPAGATION DELAY, AND OUTPUT DEFAULT STATE OPTIONS

Model ^{1, 2}	Maximum Data Rate (Mbps)	Maximum Propagation Delay, 3.3 V	Output Default State
ADuM1240ARZ	2	180	High
ADuM1240ARZ-RL7	2	180	High
ADuM1240ARSZ	2	180	High
ADuM1240ARSZ-RL7	2	180	High
ADuM1241ARZ	2	180	High
ADuM1241ARZ-RL7	2	180	High
ADuM1241ARSZ	2	180	High
ADuM1241ARSZ-RL7	2	180	High
ADuM1245ARZ	2	180	Low
ADuM1245ARZ-RL7	2	180	Low
ADuM1245ARSZ	2	180	Low
ADuM1245ARSZ-RL7	2	180	Low
ADuM1246ARZ	2	180	Low
ADuM1246ARZ-RL7	2	180	Low
ADuM1246ARSZ	2	180	Low
ADuM1246ARSZ-RL7	2	180	Low

¹ Z = RoHS Compliant Part.



² Tape and reel is available. The addition of the -RL7 suffix indicates that the product is shipped on 7" tape and reel.

² Tape and reel is available. The addition of the -RL7 suffix indicates that the product is shipped on 7" tape and reel.