

## Microwave Wideband Synthesizer with Integrated VCO

### FEATURES

- ▶ RFOUT frequency range: 7300MHz to 14,600MHz
- ▶ PDIV\_OUT and NDIV\_OUT frequency range: 57MHz to 14,600MHz
- ▶ Fractional-N synthesizer and integer-N synthesizer modes
- ▶ Typical PFD spurious:  $<-105\text{dBc}$
- ▶ Integrated RMS jitter at 1kHz to 100MHz integration bandwidth:  $<40\text{fs}$
- ▶ Normalized inband phase noise floor FOM
  - ▶ Integer mode:  $-232\text{dBc/Hz}$
  - ▶ Fractional mode:  $-229\text{dBc/Hz}$
- ▶ Maintains frequency lock over  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  (lock and leave)
- ▶ Low phase noise VCO
  - ▶  $-115\text{dBc/Hz}$  typical at 100kHz (7.3GHz)
  - ▶  $-114\text{dBc/Hz}$  typical at 100kHz (10GHz)
  - ▶  $-109\text{dBc/Hz}$  typical at 100kHz (14.6GHz)
- ▶ RFOUT power (typical): 6dBm
- ▶ Programmable divide by 1, 2, 4, 8, 16, 32, 64, or 128 output
- ▶ Programmable output power level
- ▶ Typical power dissipation: 1W
- ▶ 48-terminal, 7 mm × 7 mm LGA package: 49 mm<sup>2</sup>

### APPLICATIONS

- ▶ Military and defense
- ▶ Test equipment
- ▶ Clock generation
- ▶ Wireless infrastructure
- ▶ Satellite and very small aperture terminals (VSATs)
- ▶ Microwave radios

### FUNCTIONAL BLOCK DIAGRAM




Figure 1. Functional Block Diagram

### GENERAL DESCRIPTION

The ADF5611 allows implementation of fractional-N or integer-N phase-locked loop (PLL) frequency synthesizers when used with an external loop filter and an external reference source. The wide-band microwave voltage controlled oscillator (VCO) design permits frequency operation from 7300MHz to 14,600MHz at a single RF output. A series of frequency dividers with a differential frequency output allows operation from 57MHz to 14,600MHz. Analog and digital power supplies for the PLL circuitry range from 3.15V to 3.45V, and the VCO supplies are between 4.75V and 5.25V.

The ADF5611 has an integrated VCO with a fundamental frequency of 3650MHz to 7300MHz. These frequencies are internally doubled and routed to the RFOUT pin. An additional differential output allows the doubled VCO frequency to be divided by 1, 2, 4, 8, 16, 32, 64, or 128, allowing the user to generate RF output frequencies as low as 57MHz. A simple 3- or 4-wire serial port interface (SPI) provides control of all on-chip registers. To conserve power, this divider block can be disabled when not needed through the SPI. Likewise, the output power for both the single-ended output and the differential output are programmable.

The integrated phase detector and  $\Delta$ - $\Sigma$  modulator, capable of operating at up to 100MHz, permit wide loop bandwidths and fast frequency tuning with a typical spurious level of  $-105\text{dBc}$ .

With a VCO open-loop phase noise at an 100kHz offset from  $-115\text{dBc/Hz}$  at a 7.3GHz RFOUT to  $-109\text{dBc/Hz}$  at a 14.6GHz RFOUT, the ADF5611 is equipped to minimize blocker effects and to improve receiver sensitivity and transmitter spectral purity. The low phase noise floor eliminates any contribution to modulator and mixer noise floor in transmitter applications.

**TABLE OF CONTENTS**

Features.....	1	Introduction.....	18
Applications.....	1	Output Frequency.....	18
Functional Block Diagram.....	1	Circuit Description.....	19
General Description.....	1	Applications Information.....	25
Specifications.....	3	Power-Up and Initialization Sequence.....	25
SPI Timing Characteristics.....	6	Loop Filter Design.....	26
Absolute Maximum Ratings.....	8	VCO.....	27
Thermal Resistance.....	8	VCO Calibration.....	27
Transistor Count.....	8	Register Map.....	29
Electrostatic Discharge (ESD) Ratings.....	8	Register Details.....	31
ESD Caution.....	8	Outline Dimensions.....	48
Pin Configuration and Function Descriptions.....	9	Ordering Guide.....	48
Typical Performance Characteristics.....	11	Evaluation Boards.....	48
Theory of Operation.....	18		

**REVISION HISTORY****1/2026—Rev. 0 to Rev. A**

Added Note 1; Renumbered Sequentially.....	3
Changes to Table 15.....	26
Changes to Table 16.....	29
Changes to Table 59.....	39

**2/2025—Revision 0: Initial Version**

## SPECIFICATIONS

AVDD = DVDD = 3.3V ± 5%, VDDL5, VPPCP, RVDD, VCCPD, VCCPS, and VCCHF = 3.3V ± 5%, VDD1, VDD2, and VDD3 = 3.3V ± 5%, VCOVCC = 5.0V ± 5%, and GND = 0V for the minimum and maximum specifications across the -40°C to +85°C temperature range, unless otherwise noted.

Table 1. Specifications

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
<b>RF OUTPUT CHARACTERISTICS</b>						
RFOUT Frequency	$f_{\text{OUT}}$	7300		14,600	MHz	
VCO Frequency at PLL Input	$f_{\text{VCO}}$	3650		7300	MHz	
PDIV_OUT and NDIV_OUT Frequency Range	$f_{\text{OUT\_DIV}}$	57		14,600	MHz	
<b>OUTPUT POWER</b>						
RFOUT Power	$P_{\text{RFOUT}}$		6		dBm	7,300MHz to 10,500MHz, RFOUT_PWR = 3
			2		dBm	10,500MHz to 14,600MHz, RFOUT_PWR = 0
RFOUT Power Control Range			3		dB	Power range from RFOUT_PWR = 0 to 3
RFOUT Power Variation vs. Temperature			±1		dB	
RFOUT Power Variation vs. Frequency			±2		dB	
PDIV_OUT and NDIV_OUT Power <sup>1</sup>	$P_{\text{O\_DIV}}$		3		dBm	Single-ended, DIV_PWR = 3
			6		dBm	Differential, DIV_PWR = 3
PDIV_OUT and NDIV_OUT Control Range			9		dB	Single-ended, power range from DIV_PWR = 0 to 3
			9		dB	Differential, power range from DIV_PWR = 0 to 3
<b>HARMONICS (RFOUT)</b>						
½ Harmonic			-25		dBc	
1.5 Harmonic			-30		dBc	
Second Harmonic			-30		dBc	
2.5 Harmonic			-45		dBc	
Third Harmonic			-30		dBc	
<b>HARMONICS (PDIV_OUT and NDIV_OUT)</b>						
Single-Ended						
½ Harmonic			-25		dBc	Fundamental feed through
Second Harmonic			-26		dBc	Push-push feed through
Third Harmonic			-24		dBc	
Differential						
½ Harmonic			-25		dBc	Fundamental feed through
			-90		dBc	Push-push feed through
Second Harmonic			-31		dBc	
Third Harmonic			-24		dBc	
VCO Supply Pushing (VDD1) <sup>2</sup>			67		MHz/V	RFOUT (VT = 1.65V)
VCO Supply Pushing (VCOVCC) <sup>2</sup>			1.0		MHz/V	RFOUT (VT = 1.65V)
VCO Load Pulling (2.0:1) <sup>3</sup>			1.0		MHz p-p	RFOUT (VT = 1.65V)
VCO Frequency Drift			0.54		MHz/°C	RFOUT (VT = 1.65V)
			1.09		MHz/°C	Operating at 7.3GHz
						Operating at 14.6GHz
<b>REFERENCE INPUT CHARACTERISTICS</b>						
XREFP Input Frequency	$f_{\text{REF}}$	10	50	350	MHz	Refer to the <a href="#">Reference Input</a> section
XREFP Input Level		0.4		3.5	V p-p	Refer to the <a href="#">Reference Input</a> section
XREFP Input Capacitance			6.9		pF	

## SPECIFICATIONS

Table 1. Specifications (Continued)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
14-Bit R Divider Range	$R_{DIV}$	1		16,383		All integers included
Input Current			150		$\mu\text{A}$	
PHASE DETECTOR						
Input Frequency	$f_{PFD}$					
Fractional Mode <sup>4</sup>				100	MHz	
Integer Mode				100	MHz	
CHARGE PUMP						
Output Current	$I_{CP}$		0.2 to 3.2		mA	Set by the CP_I bit fields, see Table 50
Charge Pump Gain Step Size			200		$\mu\text{A}$	
LOGIC INPUTS (CSB, SCK, AND SDIO)						
Input High Voltage	$V_{INH}$	1.2			V	
Input Low Voltage	$V_{INL}$			0.6	V	
Input Current	$I_{IH}/I_{IL}$			$\pm 1$	$\mu\text{A}$	
Input Capacitance	$C_{IN}$		2		pF	
LOGIC INPUT (CE)						
Input High Voltage	$V_{INH-3V}$	1.8			V	
Input Low Voltage	$V_{INL-3V}$			0.8	V	
Input Current	$I_{IH-3V}/I_{IL-3V}$			$\pm 1$	$\mu\text{A}$	
Input Capacitance	$C_{IN-3V}$		1		pF	
LOGIC OUTPUT (SDO AND SDIO)						
Output High Voltage (1.8V Mode)	$V_{OH}$	1.5	1.8		V	Output high current ( $I_{OH}$ ) = 500 $\mu\text{A}$ , 1.8V output selected (default setting)
Output High Voltage (3.3V Mode)	$V_{OH-3V}$	$V_{3.3V} - 0.4$			V	$I_{OH}$ = 500 $\mu\text{A}$ , 3.3V output selected, Set by voltage on DVDD pin
Output Low Voltage	$V_{OL}$			0.4	V	Output low current ( $I_{OL}$ ) = 500 $\mu\text{A}$
SDO High-Z Leakage	$I_{ZH}/I_{ZL}$			$\pm 1$	$\mu\text{A}$	
POWER SUPPLY VOLTAGES						
3.3 V Supplies		3.15	3.3	3.45	V	AVDD, VCCHF, VCCPS, VCCPD, RVDD, DVDD, VPPCP, VDDL, VDD1, VDD2, and VDD3
5.0 V Supplies		4.75	5.0	5.25	V	VCOVCC
POWER DISSIPATION						
Typical Power Dissipation	$P_{DIS}$		1		W	$f_{REF} = f_{PFD} = 100\text{MHz}$ , $R_{DIV} = 1$ , $I_{CP} = 3.2\text{mA}$ , $RFOUT\_PWR = 3$ , $DIV\_PWR = 3$ , $RFOUT\_DIV = \text{divide by } 128$
POWER SUPPLY CURRENTS						$f_{REF} = f_{PFD} = 100\text{MHz}$ , $R_{DIV} = 1$ , $I_{CP} = 3.2\text{mA}$ , $RFOUT\_PWR = 3$ , $DIV\_PWR = 0$
AVDD			1		$\mu\text{A}$	3.3V
RVDD			3		mA	3.3V
VCCHF			<1		$\mu\text{A}$	3.3V
VCCPS			27		mA	3.3V
VCCPD			4		mA	3.3V
DVDD			3		mA	3.3V
VPPCP and VDDL			3		mA	3.3V, grouped supply current for VPPCP and VDDL
VDD1			6		mA	3.3V
VDD2			1		mA	3.3V

## SPECIFICATIONS

Table 1. Specifications (Continued)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments	
VDD3			58			mA	Divide by 1
			71			mA	Divide by 2
			77			mA	Divide by 4
			81			mA	Divide by 8
			86			mA	Divide by 16
			88			mA	Divide by 32
			90			mA	Divide by 64
			92			mA	Divide by 128
VCOVCC			92		mA	5.0V	
Power-Down PLL <sup>5</sup>			2.3		μA	Power down via the SPI and the PD_RDIV, PD_NDIV, PD_LD, PD_PFD, and PD_PFDNCLK bits, see <a href="#">Table 56</a> and <a href="#">Table 57</a>	
VCOVCC <sup>6</sup>			13		mA	Power down via the SPI and the PD_VCO and PD_ADC bits, see <a href="#">Table 56</a>	
Divider <sup>6</sup>			202		μA	Power down via the SPI and the PD_ODIV bit, see <a href="#">Table 57</a>	
VCO OPEN-LOOP PHASE NOISE							
RFOUT at 7.3GHz							
10kHz Offset			-92			dBc/Hz	
100kHz Offset			-115			dBc/Hz	
1MHz Offset			-135			dBc/Hz	
10MHz Offset			-155			dBc/Hz	
100MHz Offset			-168			dBc/Hz	
RFOUT at 10GHz							
10kHz Offset			-90			dBc/Hz	
100kHz Offset			-114			dBc/Hz	
1MHz Offset			-135			dBc/Hz	
10MHz Offset			-155			dBc/Hz	
100MHz Offset			-164			dBc/Hz	
RFOUT at 11GHz							
10kHz Offset			-89			dBc/Hz	
100kHz Offset			-112			dBc/Hz	
1MHz Offset			-132			dBc/Hz	
10MHz Offset			-152			dBc/Hz	
100MHz Offset			-164			dBc/Hz	
RFOUT at 14.6GHz							
10kHz Offset			-86			dBc/Hz	
100kHz Offset			-109			dBc/Hz	
1MHz Offset			-130			dBc/Hz	
10MHz Offset			-150			dBc/Hz	
100MHz Offset			-165			dBc/Hz	
PLL							
Integer Boundary Spurs			-55			dBc	LOCKED bit = 1, $f_{REF} = f_{PFD} = 100\text{MHz}$ , $R_{DIV} = 1$ , see <a href="#">Figure 34</a>
Phase Frequency Detector (PFD) Spurs			-105			dBc	LOCKED bit = 1, $f_{REF} = 200\text{MHz}$ , $f_{PFD} = 100\text{MHz}$ , $R_{DIV} = 2$ , see <a href="#">Figure 35</a>
Reference Spurs			-100			dBc	LOCKED bit = 1, $f_{REF} = f_{PFD} = 100\text{MHz}$ , $R_{DIV} = 1$ , see <a href="#">Figure 36</a>

## SPECIFICATIONS

Table 1. Specifications (Continued)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
Normalized Inband Phase Noise Floor Figure of Merit (FOM)	$L_{NORM}$					Normalized to 1Hz
Floor Integer Mode	$L_{NORM\_INT}$		-232		dBc/Hz	
Floor Fractional Mode	$L_{NORM\_FRAC}$		-229		dBc/Hz	
Normalized 1/f Phase Noise Floor (Integer and Fractional Mode)	$L_{1/f}$		-268		dBc/Hz	
Integrated RMS Jitter			<40		fs	Integration bandwidth from 1kHz to 100MHz
<b>VCO CHARACTERISTICS</b>						
Tuning Sensitivity (RFOUT)	$K_{VCO}$		95 to 125		MHz/V	7300MHz to 14,600MHz
Tune Port Capacitance			155		pF	
Auto Calibration Time			100		μs	Refer to the <a href="#">Total Autocalibration Time</a> section
<b>VCO OUTPUT DIVIDER</b>						
VCO RF Divider Range		1		128		1, 2, 4, 6, 8, 16, 32, 64, or 128
VCO Supply Pushing (VCOVCC) <sup>2</sup>			0.7		MHz/V	PDIV_OUT and NDIV_OUT, divide by 1, $V_T = 1.65V$
VCO Supply Pushing (VDD1) <sup>6</sup>			67		MHz/V	PDIV_OUT and NDIV_OUT, divide by 1, $V_T = 1.65V$
Divided Reference Clock (DIV_RCLK) VCO Calibration Frequency				50	MHz	
<b>TEMPERATURE SENSOR</b>						
ADC Clock Frequency			400		kHz	
<b>RETURN LOSS</b>						
RFOUT			5		dB	
PDIV_OUT (N > 1)			14		dB	
NDIV_OUT (N > 1)			14		dB	

<sup>1</sup> DIV\_PWR setting 1 and 2 have the same output power levels.

<sup>2</sup> Pushing refers to a change in VCO frequency due to a change in the power supply voltage. To derive pushing at other divide ratios, divide the nominal pushing value by the divide ratio.

<sup>3</sup> Pulling refers to a change in VCO frequency due to a change in the load impedance.

<sup>4</sup> This maximum phase detector frequency can only be achieved if the minimum N value is respected. For example, in the case of fractional mode, the maximum phase detector frequency =  $f_{VCO}/20$  or 100MHz, whichever is less.

<sup>5</sup> Reference disconnected.

<sup>6</sup> Some circuits remain on.

## SPI TIMING CHARACTERISTICS

AVDD = DVDD = 3.3V ± 5%, VCOVCC = 5V ± 5%, all voltages are with respect to GND, and  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. EPAD = 0V.

Table 2. SPI Timing Characteristics


Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
<b>SERIAL INTERFACE (CSB, SCK, SDIO, AND SDO)</b>						
SCK Frequency	$f_{SCK}$			65	MHz	See <a href="#">Figure 2</a> , <a href="#">Figure 3</a> , and <a href="#">Figure 4</a> $f_{SCK} = 1/t_{SCK}$
SCK Pulse Width High	$t_{HIGH}$	7.6			ns	
SCK Pulse Width Low	$t_{LOW}$	7.6			ns	
SDIO Setup Time	$t_{DS}$	3			ns	
SDIO Hold Time	$t_{DH}$	3			ns	
SCK Fall Edge to SDIO Valid Prop Delay	$t_{ACCESS\_SDIO}$	7.6			ns	
SCK Fall Edge to SDO Valid Prop Delay	$t_{ACCESS\_SDO}$	7.6			ns	
CSB Rising Edge to SDIO High-Z	$t_Z$	7.6			ns	

**SPECIFICATIONS**


**Table 2. SPI Timing Characteristics (Continued)**

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
CSB Falling Edge to SCLK Rise Setup Time	$t_s$	3			ns	
SCK Rising Edge to CSB Rise Hold Time	$t_H$	3			ns	


**SPI Timing Diagrams**



**Figure 2. Write Timing Diagram**



**Figure 3. 3-Wire Read Timing Diagram (SDO\_ACTIVE = 0)**



**Figure 4. 4-Wire Read Timing Diagram (SDO\_ACTIVE = 1)**

## ABSOLUTE MAXIMUM RATINGS

**Table 3. Absolute Maximum Ratings**

Parameter	Rating
V <sub>3.3V</sub> (AVDD, RVDD, VCCHF, VCCPS, VCCPD, DVDD, VPPCP, VDDL, VDD1, VDD2, and VDD3) to GND	-0.3V to +3.6V
VCOVCC	-0.3V to +5.5V
XREFP	-0.3V to AVDD + 0.3V
Voltage on All Other Pins	-0.3V to V <sub>3.3V</sub> + 0.3V
Digital Outputs (SDO and SDIO)	5mA
Temperature	
Operating Range	-40°C to +85°C
Storage Range	-55°C to +150°C
Maximum Junction	150°C
Reflow Soldering	
Peak	260°C
Time at Peak	30sec

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

$\theta_{JA}$  is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.  $\theta_{JC-TOP}$  and  $\theta_{JC-BOTTOM}$  are the junction-to-case thermal resistance top and bottom.

**Table 4. Thermal Resistance**

Package Type <sup>1</sup>	$\theta_{JA}$	$\theta_{JC-TOP}$	$\theta_{JC-BOTTOM}$	Unit
CC-48-14	27.17	13.32	6.67	°C/W

<sup>1</sup> Thermal impedance simulated values are based on use of a 4-layer PCB with the thermal impedance paddle soldered to a ground plane.

## TRANSISTOR COUNT

The transistor count for the ADF5611 is 2,300 (bipolar) and 140,270 (complementary metal-oxide semiconductor (CMOS)).

## ELECTROSTATIC DISCHARGE (ESD) RATINGS

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.

Charged device model (CDM) per ANSI/ESDA/JEDEC JS-002.

## ESD Ratings for ADF5611

**Table 5. ADF5611, 48-Terminal LGA**


ESD Model	Withstand Threshold (V)	Class
HBM	1500	1C
CDM	1000	C3

## ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



## NOTES

1. EXPOSED PAD, THE EXPOSED PAD OR GROUND PADDLE ON THE BACKSIDE OF THE PACKAGE MUST BE TIED TO DC GROUND FOR ELECTRICAL, MECHANICAL, AND THERMAL REASONS. NOTE THAT RF GROUND AND DC GROUND ARE THE SAME IN THIS CASE.

005

Figure 5. Pin Configuration

Table 6. Pin Function Descriptions

Pin No.	Mnemonic	Description
1, 3, 5, 7, 9, 11, 12, 14, 16, 18, 20, 22, 24 to 26, 30, 32, 36, 38, 40, 45, 47	GND	Negative Power Supply (Ground). Tie the GND pins directly to the ground pad.
2	RVDD	3.3V $\pm$ 5% Positive Power Supply for the Reference Circuitry. Short the RVDD pin to the other pins in the 3.3V power supply group.
4	VDDL	3.3V $\pm$ 5% Typical Power Supply for the Charge Pump Digital Section. VDDL must be equal to VPPCP.
6	CP	Charge Pump Output. When enabled, this output provides the positive and negative output current magnitude ( $\pm I_{CP}$ ) to the external loop filter. The output of the loop filter is connected to the VT pin to drive the internal VCO. Place first pole of low-pass loop filter close to this pin if loop filter path is electrically long.
8	VPPCP	3.3V $\pm$ 5% Typical Power Supply for Charge Pump. VPPCP must be equal to VDDL.
10	AVDD	3.3V $\pm$ 5% Analog Supply. AVDD must be equal to DVDD.
13	CREG	Output of the On-Chip Regulator. Connect an external bypass decoupling capacitor of 220nF.
15	VCCPD	3.3V $\pm$ 5% Phase Detector Supply.
17	VCCPS	3.3V $\pm$ 5% Prescaler Supply.
19	SDO	Serial Data Output. Various other functions are available via an internal multiplexer. In 3-wire mode (default mode), this three-state CMOS pin remains in a high impedance state. In 4-wire readback mode, the SDO pin presents data from the SPI during a read communication burst. When the CSB is de-asserted, SDO returns to a high impedance. Optionally, attach a resistor of >1k $\Omega$ to prevent a floating output. See the <a href="#">MUXOUT</a> section for more details.
21	VCCHF	3.3V $\pm$ 5% Power Supply for PLL RF Section. Place a decoupling capacitor as close as possible to this pin.
23	VDD1	3.3V $\pm$ 5% Bias for VCO Digital Logic.
27	NDIV_OUT	Complementary Output of Differential Frequency Divider. N = 1, 2, 4, 8, 16, 32, 64, or 128. A DC block is required, and a broadband 100nF capacitor is recommended. Pin disabled upon power-up.
28	PDIV_OUT	Primary Output of Differential Frequency Divider. N = 1, 2, 4, 8, 16, 32, 64, or 128. A DC block is required, and a broadband 100nF capacitor is recommended. Pin disabled upon power-up.
29	VDD3	3.3V $\pm$ 5% Differential Output Divider Supply.
31	RFOUT	RF Output (7300MHz to 14,600MHz). RFOUT has an internal DC block, and an external DC block with a 100nF capacitor is required.
33	VCOVCC	5.0V $\pm$ 5% VCO Power Supply.
34	VDD2	3.3V $\pm$ 5% VCO Calibration DAC Supply.
35	VPRST	Temperature Dependent, Calibration Preset. Decouple VPRST with a 470nF capacitor.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 6. Pin Function Descriptions (Continued)

Pin No.	Mnemonic	Description
37	VT	VCO Tuning Port. Place last pole of low-pass filtered charge pump output close to the VT pin if loop filter path is electrically long.
39	VG	Gate Voltage Bypassing. Decouple VG to GND with a low effective series resistance (ESR), 10 $\mu$ F capacitor.
41	SCK	Serial Port Clock. This CMOS input clocks the serial port input data on its rising edge.
42	SDIO	Serial Data Input/Output; CMOS Input and Output. When configured as an input, the SPI uses this CMOS input for data. In 3-wire mode (default mode), the SDIO pin outputs data from the SPI during a read communication burst.
43	CSB	Serial Port Chip Select. This CMOS input initiates a SPI communication burst when driven low, ending the burst when driven back high.
44	CEN	Chip Enable. This CMOS input enables the device when driven high. A logic low disables the device, putting the device in a full power-down state causing the register to reset.
46	DVDD	3.3V $\pm$ 5% Digital Power Supply. Retain bias to hold the PLL register contents when powering down the PLL.
48	XREFP	External Reference Input. For 50 $\Omega$ match, AC-couple to the XREFP pin using a low reactant capacitor value and add a 50 $\Omega$ resistor to ground.
	EPAD	Exposed Pad. The exposed pad or ground paddle on the backside of the package must be tied to DC ground for electrical, mechanical, and thermal reasons. Note that RF ground and DC ground are the same in this case.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 6. Open-Loop VCO Phase Noise at 8GHz RFOUT vs. Offset Frequency Across Various Temperatures




Figure 9. Open-Loop VCO Phase Noise vs. Output Frequency Across Various Offset Frequency




Figure 7. Open-Loop VCO Phase Noise at 12GHz RFOUT vs. Offset Frequency Across Various Temperatures




Figure 10. Closed-Loop Phase Noise vs. Offset Frequency at 8GHz RFOUT




Figure 8. Open-Loop VCO Phase Noise vs. Offset Frequency at Various Output Frequencies




Figure 11. Closed-Loop Phase Noise vs. Offset Frequency at 14.4GHz RFOUT

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 12. Closed-Loop Phase Noise at 7.3GHz RFOUT vs. Output Frequency Across Various Temperatures and Supplies




Figure 15. Jitter vs. Output Frequency Across Various Temperatures and Supplies, Fractional Mode




Figure 13. Closed-Loop Phase Noise at 12GHz RFOUT vs. Output Frequency Across Various Temperatures and Supplies




Figure 16. VCO Band vs. Output Frequency Across Various Temperatures, EN\_AUTOCAL Enabled




Figure 14. Jitter vs. Output Frequency Across Various Temperatures and Supplies, Integer Mode




Figure 17. Tuning Sensitivity vs. Output Frequency Across Various Temperatures

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 18. Tuning Voltage vs. Output Frequency after Calibration Across Various Temperatures




Figure 21. RFOUT Power vs. Output Frequency Across Various Temperatures




Figure 19. RFOUT Power vs. Output Frequency Across Various Temperatures and Supplies




Figure 22. Closed Loop Phase Noise vs. Offset Frequency Across Various Output Divider Settings at 7.3GHz Fundamental Frequency




Figure 20. RFOUT Power vs. Output Frequency Across Various Power Settings, 25°C




Figure 23. Closed Loop Phase Noise vs. Offset Frequency Across Various Output Divider Settings at 12GHz Fundamental Frequency

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 24. Differential Output Divider Power vs. Output Divider Frequency Across Various Power Settings, 25°C




Figure 27. Single-Ended Output Divider Power vs. Output Divider Frequency Across Various Temperatures and Supplies




Figure 25. Differential Output Divider Power vs. Output Divider Frequency Across Various Temperatures and Supplies




Figure 28. 0.5 Harmonic Power vs. Output Frequency Across Various Temperatures




Figure 26. Single-Ended Output Divider Power vs. Output Divider Frequency Across Various Power Settings, 25°C




Figure 29. 1.5 Harmonic Power vs. Output Frequency Across Various Temperatures

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 30. Second Harmonic Power vs. Output Frequency Across Various Temperatures




Figure 33. Integer Boundary Spurs vs. Output Frequency at 10kHz Offset




Figure 31. Third Harmonic Power vs. Output Frequency Across Various Temperatures




Figure 34. Worst Case Integer Boundary Spurious Sweep vs. Output Frequency at 25°C




Figure 32. Harmonic Power vs. Output Divider Frequency at 25°C




Figure 35. Phase Frequency Detector Spurs vs. Output Frequency

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 36. Reference Spurs vs. Output Frequency




Figure 39.  $L_{1/f}$  vs. Reference Slew Rate, 25°C




Figure 37.  $L_{NORM}$  vs. Reference Slew Rate at 25°C




Figure 40.  $L_{1/f}$  vs.  $CP\_I[3:0]$  Settings, 25°C




Figure 38.  $L_{NORM\_INT}$  vs.  $CP\_I[3:0]$  Settings, 25°C




Figure 41. 5V VCOVCC Supply Current vs. Output Frequency Across Various Temperatures and Supplies

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 42. 3V VDD3 Supply Current vs. Output Divider Settings (RFOUT\_DIV[7:5]) Across Various Supplies

## THEORY OF OPERATION

## INTRODUCTION

A PLL is a complex feedback system that can conceptually be considered a frequency multiplier. The system multiplies the reference frequency input at XREFP and outputs a higher frequency at RFOUT (single-ended output) or at PDIV\_OUT or NDIV\_OUT (differential output). The PFD, charge pump, output divider, feedback divider, VCO, and external loop filter form a feedback loop to accurately control the output frequency (see Figure 43). When operating in integer mode, the reference divider sets the frequency resolution. When operating in fractional mode, the fractional-N divider sets the frequency resolution.




Figure 43. PLL Loop Diagram

## OUTPUT FREQUENCY

When the loop is locked, the  $f_{VCO}$  (in Hz) produced at the output of the VCO is determined by the reference frequency ( $f_{REF}$ ), reference division factor ( $R\_DIV$ ), and the N values given by the following equation:

$$f_{VCO} = f_{PFD} \times N \quad (1)$$

where the Feedback Counter N is given by the following:

$$N = N_{INT} + \left( \frac{FRAC1WORD + \frac{FRAC2WORD}{MOD2WORD}}{MOD1WORD} \right) \quad (2)$$

where:

INT is a 20-bit integer value.

FRAC1WORD is the numerator of the primary modulus (0 to 33554431).

FRAC2WORD is the numerator of the 24-bit auxiliary modulus (0 to 16777215).

MOD2WORD is the programmable, 24-bit auxiliary fractional modulus (2 to 16777215).

MOD1WORD is a 25-bit primary modulus with a fixed value of  $2^{25} = 33554432$

The  $f_{PFD}$  is expressed by the following:

$$f_{PFD} = \frac{f_{REF}}{R_{DIV}} \quad (3)$$

The output frequency,  $f_{RFOUT}$ , produced at the output channel RFOUT is given by the following:

$$f_{RFOUT} = 2 \times f_{VCO} \quad (4)$$

While the differential output frequency,  $f_{DIVOUT}$ , produced at PDIV\_OUT and NDIV\_OUT

is expressed by the following:

$$f_{DIVOUT} = \frac{2 \times f_{VCO}}{2^{RFOUT\_DIV}} \quad (5)$$

RFOUT\_DIV refers to the clock output divider, which can divide the RFOUT from 1 to 128, following a power of 2 progression, see the [RF Output Divider](#) section.

## Output Frequency Calculation Procedure

The following is a worked example for a fractional mode  $f_{RFOUT}$  using the formulas in the [Output Frequency](#) section.

For  $f_{RFOUT} = 12.1234\text{GHz}$  and a channel spacing ( $f_{CHSP}$ ) of 1Hz, where  $f_{REF} = f_{PFD} = 100\text{MHz}$  and the reference divider is set to divide by 1 ( $R\_DIV = 1$ ), the output frequency is within the fundamental VCO frequency range ( $f_{VCO}$ ).

The steps to calculate all N-divider component values are outlined as follows:

1. Calculate the overall N value required based on the  $f_{RFOUT}$  and  $f_{PFD}$  provided as follows:

$$N = \frac{f_{RFOUT}}{2 \times f_{PFD}} \quad (6)$$

$$N = \frac{12.1234\text{GHz}}{2 \times 100\text{MHz}} = 60.617 \quad (7)$$

2. Separate the  $N_{INT}$  and  $N_{FRAC}$  components as follows:

$$N_{INT} = \text{INT}(N) = 60 \quad (8)$$

$$N_{FRAC} = N - N_{INT} = 0.617 \quad (9)$$

3. Calculate the FRAC1WORD as follows:

$$N_{FRAC1WORD} = N_{FRAC} \times \text{MOD1WORD} \quad (10)$$

Where MOD1WORD is a fixed value of  $2^{25} = 33554432$ .

$$N_{FRAC1WORD} = 0.617 \times 33554432 = 20703084.544 \quad (11)$$

$$\text{FRAC1WORD} = \text{INT}(N_{FRAC1WORD}) = 20703084 \quad (12)$$

FRAC2WORD and MOD2WORD are only required if  $N_{FRAC1WORD}$  is not an integer number. If  $N_{FRAC1WORD}$  is

## THEORY OF OPERATION

an integer, no further calculation is required. In this case, VAR\_MOD\_EN is set to 0 to disable FRAC2WORD and MOD2WORD.

## 4. Calculate the MOD2WORD as follows:

- a. Determine the remainder of the fractional word.

$$N_{\text{REMAINDER}} = N_{\text{FRAC1WORD}} - \text{FRAC1WORD} \quad (13)$$

$$N_{\text{REMAINDER}} = 20703084.544 - 20703084 = 0.544 \quad (14)$$

- b. Find the greatest common divisor (GCD) between  $f_{\text{PFD}}$  and  $\text{MOD1WORD} \times f_{\text{CHSP}}$ .

$$\text{GCD}(\text{MOD1WORD} \times f_{\text{CHSP}}, f_{\text{PFD}}) \quad (15)$$

$$\text{GCD}(2^{25} \times 1, 100\text{MHz}) = 256$$

- c. Calculate the initial MOD2WORD calculation as follows:

$$\text{MOD2WORD}_{\text{INITIAL}} = \frac{f_{\text{PFD}}}{\text{GCD}(\text{MOD1WORD} \times f_{\text{CHSP}}, f_{\text{PFD}})} \quad (17)$$

$$\text{MOD2WORD}_{\text{INITIAL}} = \frac{100\text{MHz}}{256} = 390625 \quad (18)$$

- d. Calculate the final MOD2WORD.

To maximize frequency resolution, the final value of MOD2WORD is calculated by obtaining the highest integer multiple of the initial MOD2WORD, that is less than or equal to the  $\text{MOD2WORD}_{\text{MAX}}$  as follows.

$$\text{MOD2WORD} = \text{INT}\left(\frac{\text{MOD2WORD}_{\text{MAX}}}{\text{MOD2WORD}_{\text{INITIAL}}}\right) \times \text{MOD2WORD}_{\text{INITIAL}} \quad (19)$$

Where  $\text{MOD2WORD}_{\text{MAX}}$  is a fixed value of  $2^{24} - 1 = 16777215$

$$\text{MOD2WORD} = \text{INT}\left(\frac{16777215}{390625}\right) \times 390625 \quad (20)$$

$$\text{MOD2WORD} = 42 \times 390625 = 16406250 \quad (21)$$

## 5. Calculate FRAC2WORD as follows:

$$\text{FRAC2WORD} = \text{INT}(N_{\text{REMAINDER}} \times \text{MOD2WORD}) \quad (22)$$

$$\text{FRAC2WORD} = \text{INT}(0.544 \times 16406250) \quad (23)$$

$$\text{FRAC2WORD} = 8925000 \quad (24)$$

## 6. Calculate the total N value using the original formula as follows:

$$N = N_{\text{INT}} + \frac{\text{FRAC1WORD} + \frac{\text{FRAC2WORD}}{\text{MOD2WORD}}}{\text{MOD1WORD}} \quad (25)$$

$$N = 60 + \frac{20703084 + \frac{8925000}{16406250}}{33554432} = 60.617 \quad (26)$$

7. Calculate the  $f_{\text{RFOUT}}$  frequency as follows:

$$f_{\text{VCO}} = f_{\text{PFD}} \times N \quad (27)$$

$$f_{\text{RFOUT}} = 2 \times f_{\text{VCO}} \quad (28)$$

$$f_{\text{RFOUT}} = 2 \times (f_{\text{PFD}} \times N) \quad (29)$$

$$f_{\text{RFOUT}} = 2 \times (100\text{MHz} \times 60.617) = 12.1234\text{GHz} \quad (30)$$

## CIRCUIT DESCRIPTION

## RF Output Divider

- (16) The RFOUT\_DIV (Register 0x022, Bits[7:5]) is a 3-bit divider used to divide the frequency seen at the output buffer. The divide ratio can be set from 1, 2, 4, 8, 16, 32, 64, or 128, offering a frequency range from 57MHz to 14,600MHz. The divider output power can be set via the DIV\_PWR bits (Register 0x022, Bits[2:0]). The RFOUT\_DIV and output divider channels, NDIV\_OUT and PDIV\_OUT, can be disabled when not in use via the PD\_ODIV bit (Register 0x028, Bit 1).

The RF output divider channels, NDIV\_OUT and PDIV\_OUT, can be either AC- or DC-coupled and terminated with a 100Ω resistor differentially as shown in Figure 44 and Figure 45. If a single-ended output is desired, each side of the output must be individually AC-coupled and terminated with a 50Ω resistor, see Figure 46. For AC-coupled applications, a series of 0.1μF capacitors must be connected to the RFOUT, PDIV\_OUT, and NDIV\_OUT pins as shown in Figure 47.




Figure 44. Common Clock Interface: Differential Clock with End Termination ( $Z_0 = 50 \Omega$ ), AC-Coupled




Figure 45. Common Clock Interface: Differential Clock with End Termination ( $Z_0 = 50 \Omega$ ), DC-Coupled

**THEORY OF OPERATION**




Figure 46. Common Clock Interface: Single-Ended Clock with End Termination ( $Z_0 = 50 \Omega$ )




Figure 47. Output Interface Schematic

**Feedback Divider (N)**

The feedback divider provides a division ratio in the PLL feedback path. The division ratio consists of a 20-bit N\_INT (Register 0x010 to Register 0x012), a 25-bit FRAC1WORD (Register 0x012 to Register 0x015), a 24-bit FRAC2WORD (Register 0x017 to Register 0x019), and a 24-bit MOD2WORD (Register 0x01A to Register 0x01C) bit field values that this divider comprises together with the fixed modulus MOD1WORD ( $2^{25}$ ).

**Reference Input**

The reference signal of the PLL is input through XREFP, which operates as a single-ended input. This high impedance input is self biased and requires AC-coupling (refer to Figure 48 for a simplified schematic of the reference input stage). The reference signal input on the XREFP is enabled by configuring the PD\_RDIV bit (Register 0x027, Bit 6) to 0. In this case, SW1 and SW2 are closed, and SW3 is open.

The slew rate of the input reference signal significantly affects the performance. The device is functional with signals as low as 0.4V p-p amplitude. However, to achieve optimal performance and the in-band phase noise performance of the ADF5611, apply a continuous sine-wave signal or a square-wave signal with a slew rate of at least 500V/ $\mu$ s. Achieving this slew rate with sinusoidal waves requires high amplitudes and may not be possible at low frequencies. For a frequency input of 10MHz, a square wave is required. A high performance square wave signal with a high slew rate is recommended as the reference input signal to achieve the best performance. See Figure 49 for reference input signal requirements and interfacing.




Figure 48. Reference Input Stage




Figure 49. Reference Input Source

**Reference Divider**

The reference path R divider, R\_DIV (Register 0x01F, Bits[7:0] and Register 0x20, Bits[5:0], respectively), is based on a 14-bit counter. This divider is used to reduce the frequency seen at the PFD, and its divide ratio (R) can be set to any integer from 1 to 16,383, inclusive. Use the R\_DIV bits to directly program the R divide ratio.

**Phase and Frequency Detector (PFD)**

The PFD, in conjunction with the charge pump, produces source and sink current pulses proportional to the phase difference between the outputs of the reference divider or reference doubler and feedback divider. These source and sink pulses are required to phase lock the loop, forcing a phase alignment at the inputs of the PFD. The PFD includes a fixed delay element that sets the width of the antbacklash pulse. This pulse ensures that there is no dead zone in the PFD transfer function and provides a consistent reference spur level. Set the phase detector polarity to positive on this device because of the positive tuning of the VCO. See Figure 50 for a simplified schematic of the PFD.




Figure 50. Simplified PFD Schematic

## THEORY OF OPERATION

### Charge Pump

The charge pump, controlled by the PFD, forces sink (down) or source (up) current pulses onto the CP pin, which must be connected to an appropriate loop filter. See Figure 51 for a simplified schematic of the charge pump.




Figure 51. Simplified Charge Pump Schematic

The output current magnitude,  $I_{CP}$ , can be set from 0.2mA to 3.2mA using the CP\_I bits (Register 0x021, Bits[3:0]). A larger  $I_{CP}$  can result in lower in-band noise due to the lower impedance of the loop filter components, while a smaller  $I_{CP}$  can result in better spurious performance. See Table 7 for the charge pump programming values.

Table 7. CP Programming

CP_I, Bits[3:0]	$I_{CP}$ (mA)
0	0.2
1	0.4
2	0.6
3	0.8
4	1
5	1.2
6	1.4
7	1.6
8	1.8
9	2
10	2.2
11	2.4
12	2.6
13	2.8
14	3
15	3.2

### Charge Pump Test Mode

When the charge pump test mode EN\_CPTTEST bit (Register 0x02B, Bit 2) is set to 1, it allows the CP\_UP and CP\_DOWN bits (Register 0x02B, Bit 0 and Bit 1, respectively) to enforce a constant  $I_{CP}$  source or sink current, respectively, on the CP pin. These bits can be used as an aid to debug issues related to PLL during the hardware and software development phase of a project. For normal operation, set EN\_CPTTEST, CP\_UP, and CP\_DOWN to 0. See Table 8 for applicable charge pump test mode.

Table 8. Charge Pump Test Mode

EN_CPTTEST	CP_UP	CP_DOWN	CP Pin State	Debug Test
1	0	0	High-Z	VCO open loop
1	1	0	$\sim V_{3.3V\_CP}$	Charge pump output voltage verification
1	0	1	$\sim GND$	Charge pump output voltage verification
0	0	0	Normal operation	Not applicable

### Charge Pump Bleed Current Optimization

A small programmable constant charge pump current, known as bleed current, can be used to optimize the phase noise and fractional spurious signals in fractional mode, which also changes the propagation delay from the XREFP input pin to the RFOUT, PDIV\_OUT, and NDIV\_OUT output pins.

Configure the EN\_BLEED bit (Register 0x01E, Bit 6) to 1 to enable the bleed current. If the BLEED\_POL bit (Register 0x01E, Bit 0) is set to 1, a constant source current is applied to the CP pin. Conversely, if the BLEED\_POL bit is adjusted to 0, a constant sink current is applied to the CP pin.

The 8-bit BLEED\_I bits (Register 0x01D, Bits[7:0]) are used to optimize the spurious performance of the ADF5611. The bleed current, BLEED\_I, is calculated and configured based on the required bleed time ( $t_{BLEED}$ ) at a given VCO frequency,  $I_{CP}$ , and  $f_{PFD}$  as shown in the following equations:

$$t_{BLEED} = \frac{4}{2 \times VCO}$$

$$I_{BLEED} = t_{BLEED} \times f_{PFD} \times I_{CP}$$

$$BLEED\_I = \frac{I_{BLEED}}{3.125\mu A}$$

### Lock Detector

The lock detector uses internal signals from the PFD to measure the phase difference between the output signal of the reference divider (RCLK) and the output signal of the feedback divider (NCLK) in Figure 50. This detector is enabled by configuring the PD\_LD bit (Register 0x027, Bit 3) to 0, and both the EN\_LOL and EN\_LDWIN bits (Register 0x02A, Bit 5 and Bit 4, respectively) to 1. The output of the lock detector can be accessed either through the LOCKED bit (Register 0x048, Bit 0), or via the SDO pin (Pin 19) by setting the EN\_MUXOUT bit (Register 0x02B, Bit 3) to 1 and programming the MUXOUT bits (Register 0x02B, Bits[7:4]) to 1 (LKDET).

The PFD RCLK and NCLK phase difference must be less than the phase difference lock window time,  $t_{LDWIN}$ , for a set number of PFD cycles before the lock detector output indicates the PLL has locked. The desired number of PFD cycles varies depending on whether the lock detect accuracy or speed is prioritized. See Table 9 to set

**THEORY OF OPERATION**

the desired PFD cycles on the LD\_COUNT bits (Register 0x029, Bits[4:0]). Five loop filter time constants can be used as an initial approximation of the needed number of PFD cycles, as shown in the following equation:

$$\text{PFD Cycles} = \left( \frac{5}{2 \times \pi \times \text{LFBW}} \right) \times f_{\text{PFD}}$$


where:

LFBW is the loop filter bandwidth

$f_{\text{PFD}}$  is the PFD frequency

**Table 9. LD\_COUNT Programming**

LD_COUNT[4:0]	PFD Cycles
0	27
1	35
2	51
3	67
4	99
5	131
6	195
7	259
8	387
9	515
10	771
11	1027
12	1539
13	2051
14	3075
15	4099
16	6147
17	8195
18	12291
19	16387
20	24579
21	32771



**Figure 52. Lock Detector Timing, Bleed Current Disabled**


**Table 10. Lock Detector Timing, Bleed Current Disabled**

Region	Absolute Phase Difference at PFD	Lock Detector State
1	$>t_{\text{LDWIN}}$	Low
2	$<t_{\text{LDWIN}}$	Low, counts PFD cycles
3	$\sim 0$	Low, counts PFD cycles

**Table 10. Lock Detector Timing, Bleed Current Disabled (Continued)**

Region	Absolute Phase Difference at PFD	Lock Detector State
4	$\sim 0$	High, greater than or equal to the desired PFD cycle count
5	$<t_{\text{LDWIN}}$	High
6	$>t_{\text{LDWIN}}$	Low (immediately)

When the charge pump bleed current is enabled, a phase offset is applied to the PFD inputs. This phase offset,  $t_{\text{IDEL}}$ , is proportional to the amount of bleed current. Region 3 and Region 4 in Figure 52 and Figure 53 highlight the PFD phase difference the PLL settles to when the charge pump bleed current is disabled or enabled, respectively.



**Figure 53. Lock Detector Timing, Bleed Current Enabled**

For proper operation of the lock detector, the absolute value of  $t_{\text{IDEL}}$  must be less than  $t_{\text{LDWIN}}$ . The user sets the phase difference lock window time ( $t_{\text{LDWIN}}$ ) for a valid lock condition on the LDWIN\_PW bits (Register 0x029, Bits[7:5]). Configure the LDWIN\_PW bits to 1 for integer mode and to 3 for fractional mode. All other bit field combinations are not applicable.

**Table 11. LDWIN\_PW Programming**

LDWIN_PW [7:5]	Mode of Operation
001	Integer mode, 100MHz maximum PFD
011	Fractional mode, 100MHz maximum PFD, RF $\geq$ 3.65GHz

## THEORY OF OPERATION

### MUXOUT

The MUXOUT bits (Register 0x02B, Bits[7:4]) provide the user with access to various internal nodes. A common application of the MUXOUT bits is to serve as an extra lock status output or to debug PLL-related issues during the hardware and software development stages of a project. The MUXOUT bits and the SDO pin have a shared function on the SDO Pin (Pin 19). Refer to [Table 12](#) to access the MUXOUT bits on the SDO pin. In 3-wire mode (SDO\_ACTIVE = 0), set EN\_MUXOUT (Register 0x2B, Bit 3) to 1 to output the MUXOUT data. In 4-wire mode (SDO\_ACTIVE = 1), set EN\_MUXOUT to 0 to allow SPI data to be read from the device during a SPI read operation. The CMOS\_OV bit (Register 0x035, Bit 5) determines if the logic high level for the SDO or SDIO pins is 3.3V or 1.8V. See [Table 12](#) for the different SDO pin configurations.

**Table 12. SDO Pin State**

SDO_ACTIVE, Register 0x000, Bit 3	EN_MUXOUT	SDO Pin State
0	0	SDO pin inactive
0	1	MUXOUT signal
1	0	SDO data
1	1	MUXOUT signal

### Temperature Sensor

The temperature sensor is composed of an 8-bit ADC, which measures the proportional to absolute temperature (PTAT) voltage with respect to the reference voltage (VREF) of a bandgap. The purpose of the temperature sensor is to measure changes in the die temperature and not the absolute junction temperature. The ADC clock can be generated from the reference clock (normal operation) or the SCK (test mode) that is configured in ADC\_CLK\_TEST\_SEL bit (Register 0x037, Bit 0). Configuring the ADC\_CLK\_TEST\_SEL to 1 (SCK) allows ADC conversion while all other blocks are inactive. In this configuration, the temperature of the chip is solely affected by the ADC. For normal operation, ADC\_CLK\_TEST\_SEL set to 0. The maximum ADC clock frequency is 400kHz, and the ADC\_CLK\_DIV register (Register 0x036, Bits[7:0]) is used to set the division factor that divides the actual clock sent to the ADC.

To initialize ADC measurement, program the registers of the ADF5611 as shown in [Table 13](#). An ADC conversion requires 17 clock cycles to complete. The ADC\_BUSY readback bit (Register 0x048, Bit 2) monitors the conversion status. During a conversion, ADC\_BUSY reads back to 1, and when the conversion is complete, ADC\_BUSY reads back to 0. Measurements are then recorded in the 8-bit CHIP\_TEMP register bit fields (Register 0x04A, Bits[7:0] and Register 0x04B, Bit 0). The value read back in Register 0x04A represents the junction temperature in degrees Celsius. The MSB (Bit 8) in Register 0x04B indicates positive or negative temperature, that is, when Bit 8 = 1, the temperature read back is negative.

**Table 13. ADC Register Setup**

Bit Fields	Value
EN_DNCLK, EN_ADC	1
EN_ADC_CLK, ADC_ST_CNV, and EN_ADC_CNV	1
PD_ADC	0

### Double Buffering

Double buffering refers to a main and subordinate configuration for the bit fields detailed in [Table 14](#).

Only the subordinate bit fields control the actual state of the ADF5611. When double buffering is enabled for a bit field, the SPI only writes to the main bit field. The subordinate bit field retains its previous value until a register write is sent to Register 0x010. After writing to Register 0x010, all the main bit fields are automatically loaded to their respective subordinate bit fields. Writing to Register 0x010 also starts the autocalibration of the VCO (see the [Standard Power-Up and Initialization Sequence, Automatic VCO Calibration](#) section), which allows the user to update several bit fields that change the output frequency of the ADF5611 and starts a new VCO calibration on the same register write. When double buffering is disabled, the SPI writes directly to the subordinate bit field.

**Table 14. Double Buffer Enabled Bit Fields**

Double Buffer Enabler Bits	Double Buffered Bit Fields
Not Applicable, Always Enabled	N_INT, R_DIV, FRAC1WORD, FRAC2WORD, MOD2WORD, CP_I
RFODIV_DB (Register 0x02C, Bit 7)	RFOUT_DIV
O_VCO_DB (Register 0x031, Bit 7)	M_VCO_CORE, M_VCO_BAND, M_VCO_BIAS
DEL_CTRL_DB (Register 0x033, Bit 7)	BLEED_I, BLEED_POL

**THEORY OF OPERATION**

**Serial Port**

The SPI-compatible serial port provides control and monitoring functionality. The CMOS\_OV bit (Register 0x035, Bit 5) determines if the logic high level for the SDO and SDIO SPI output pins is 3.3V or 1.8V. The SPI can be programmed to support several different configurations in Register 0x000 and Register 0x001. The SDO\_ACTIVE bit (Register 0x000, Bit 3) determines if the serial port is configured as a 3-wire or 4-wire SPI (see the timing diagrams in Figure 2, Figure 3 and Figure 4.

The SPI register map can be programmed with single instructions, as shown in Figure 54 and Figure 55, or in streaming mode, as shown in Figure 56. Streaming mode allows for efficient data transfer read or write cycles to multiple registers. Streaming mode allows the user to program a bit stream composed of one register address in the instruction header and data for that register address, which is then followed by data in subsequent register addresses. The ADDRESS\_ASCENSION bit (Register 0x000, Bit 2) determines if the subsequent register addresses are incremented or decremented. It is recommended to decrement the register addresses in

streaming mode (ADDRESS\_ASCENSION = 0). The reason for this recommendation is because REG0010 triggers the VCO calibration and loading of all double buffers and, therefore, must be the last SPI register written to. The SINGLE\_INSTRUCTION bit (Register 0x001, Bit 7) disables streaming mode when it is set to 1. When SINGLE\_INSTRUCTION is set to 0, streaming mode is enabled.




Figure 54. Serial Interface, MSB First (LSB\_FIRST = 0)




Figure 55. Serial Interface, LSB First (LSB\_FIRST = 1)




Figure 56. Serial Interface, Recommended Streaming Mode (SINGLE\_INSTRUCTION = 0) with Decrementing Registers (ADDRESS\_ASCENSION = 0)



## APPLICATIONS INFORMATION

- On subsequent power-up and initialization sequences, program the override (O\_VCO\_CORE, O\_VCO\_BAND, and O\_VCO\_BIAS, Register 0x02D, Bit 0, Bit 1, and Bit 2, respectively) and manual VCO bits (M\_VCO\_CORE (Register 0x016 Bit 0), M\_VCO\_BAND (Register 0x016, Bits[7:1]), and M\_VCO\_BIAS (Register 0x015, Bits[7:5]) as documented in Table 15.
- Program the fractional N-divider bit field values as required. See the [Output Frequency](#) section for calculations.
- Program the N\_INT value (Register 0x010) to program all of the manually calibrated values.
- Repeat the sequence for each target frequency.

Table 15. Manually Programmed VCO Calibration Settings

Bit Fields	Value	Description
O_VCO_DB	0x1	Manually calibrated values are double buffered by programming N_INT.
EN_AUTOCAL	0x0	Disables autocalibration.
EN_DNCLK	0x0	Disables DIV_NCLK to the digital block.
EN_ADC_CLK	0x0	Disables the ADC clock.
O_VCO_CORE	0x1	Overrides the VCO core with value in M_VCO_CORE.
O_VCO_BAND	0x1	Overrides the VCO band with M_VCO_BAND.
O_VCO_BIAS	0x1	Overrides the VCO bias with M_VCO_BIAS.
M_VCO_CORE	Program with recorded values	Selects the VCO core when O_VCO_CORE = 1.
M_VCO_BAND	Program with recorded values	Selects the band within the core when O_VCO_BAND = 1.
M_VCO_BIAS	Program with recorded values	Selects the bias value used when O_VCO_BIAS = 1.
Configure Target Frequency Parameters	Program RFOUT	Sets the corresponding N_INT, FRAC1WORD, FRAC2WORD, and MOD2WORD. Ensure that Register 0x10 is the last write command.
RST_SDM	0x1 followed by 0x0	Reset SDM block. Set to 1 and then to 0 when going from integer to fractional frequency or fractional to integer frequency.

## LOOP FILTER DESIGN

A stable loop filter design requires care in selecting the loop filter components of the ADF5611. It is recommended to download and install [ADIsimPLL](#) for loop filter design and simulation. ADIsimPLL has an integrated tutorial for first time users and a help manual for more complex topics. There are also several ADIsimPLL training videos available on the ADIsimPLL web page. After a loop filter is designed and simulated, it is recommended to verify the new loop filter using the ADF5611 evaluation hardware. A full loop filter design tutorial is beyond the scope of this data sheet. However, some best practices are shown in the following list. ADIsimPLL aids in defining and simulating these parameters. Any significant change to these items requires a new loop filter design.

A stable loop filter must meet the following criteria:

- ▶ Loop filter phase margin > 45°
- ▶ Loop filter bandwidth <  $f_{\text{PFD}} \div 10$

The desired loop filter bandwidth is determined by the following features of the ADF5611:

- ▶  $I_{\text{CP}}$
- ▶  $K_{\text{VCO}}$
- ▶ PFD frequency
- ▶ Reference input phase noise.
- ▶ Trade-off between minimizing jitter or settling time

The VT pin has an internal 155pF capacitor to GND that must be included in the loop filter design. ADIsimPLL takes this internal capacitance into account automatically.

## Loop Filter Layout Considerations

When designing the layout for the loop filter signal path on the PCB, use the following design recommendations to optimize performance and reduce potential spurious signals. Refer to the EV-ADF5611SD1Z PCB design files for an optimized example loop filter layout footprint. The default loop filter on this board has been designed for integer mode performance with  $f_{\text{PFD}} = 61.44\text{MHz}$ .

- Place capacitors that are connected directly to the charge pump or VT voltage ( $V_{\text{VT}}$ ) signals as close as possible to the corresponding device pin to ensure that the ground signals are close to the device ground.
- Place charge pump, power supply decoupling capacitors as close as possible to the CP pin. Due to the limited available layout space, the charge pump, supply decoupling capacitors can be placed on the underside of the evaluation board.
- Insert ground vias in the ground pads of shunt capacitors for optimal ground connections.
- Reduce loop filter path length to ensure that the loop filter components are close to the device, with ground pads close to device ground.

APPLICATIONS INFORMATION

VCO

The VCO subsystem consists of a switched capacitor, step tuned VCO, and an output stage. The topology of the VCO allows both fundamental and doubled frequency outputs. This arrangement allows the lower, fundamental frequency of the oscillator to be routed to the input of the PLL, which reduces the N counter of the PLL by a factor of 2. This reduction of the N counter results in not only a 3dB improvement in the close in-phase noise but also prevents residual phase noise degradation at offsets beyond 10MHz. The VCO tuning is a 2-step process consisting of band selection and fine tuning. During normal operation, autocalibration is enabled (EN\_AUTOCAL, Register 0x1E, Bit 7), which allows the PLL finite state machine (FSM) to perform a binary search of the VCO bands (band selection). After the proper band is located, the charge pump output from the PLL takes control of the tuning port (VT) on the VCO and adjusts to the proper fundamental frequency (fine tuning) and is phase locked by the PLL.




Figure 58. VCO and Clock Outputs

VCO CALIBRATION

A VCO calibration is required to select the correct VCO core, VCO band, and VCO bias settings for a specific VCO frequency. This procedure assumes that the device is powered up, the desired reference frequency is present on the XREFP pin, and all other registers are programmed correctly. Figure 59 and Figure 60 are provided as visual aids for this procedure.




Figure 59. VCO Calibration Dividers




Figure 60. VCO Calibration Block

## APPLICATIONS INFORMATION

The following calibration timeout bit fields must be programmed for autocalibration:

- ▶ **CAL\_VTUNE\_TO** (Register 0x030, Bits[7:0] and Register 0x031, Bits[6:0]): At the beginning of the calibration, VT is connected to the VPRST pin and is multiplexed to VT during VCO calibration. Calculate the CAL\_VTUNE\_TO as follows:

$$\text{CAL\_VTUNE\_TO} = \text{ceil}(\text{VTUNE\_CAL\_TIMEOUT} \times f_{\text{PFD}}) \quad (31)$$

where VTUNE\_CAL\_TIMEOUT is a fixed value of 1μs. It is the time it takes for the VTUNE CAL to settle.

- ▶ **CAL\_COUNT\_TO** (Register 0x02F, Bits[7:0]): This bit field is used to calculate the target band decision timeout. During autocalibration, there are eight band decisions to be made to select the final band of operation for the selected frequency. CAL\_COUNT\_TO is used to program the time taken for each band decision. This time affects the calibration accuracy. Use the following equation to set the decision time of each band:

$$\text{CAL\_COUNT\_TO} \times 16 = \text{ceil}(\text{VCO\_BIT\_CAL\_TIMEOUT} \times f_{\text{PFD}}) \quad (32)$$

where VCO\_BIT\_CAL\_TIMEOUT is a fixed value of 8μs. It is the time it takes to make a VCO Core and Band decision.

- ▶ **CAL\_VCO\_TO** (Register 0x032, Bits[7:0] and Register 0x033, Bits[6:0]): This bit field is used to set the target VCO frequency settling timeout after each band decision. To set this time, use the following equation:

$$\text{CAL\_VCO\_TO} = \text{ceil}(\text{VCO\_CAL\_TIMEOUT} \times f_{\text{PFD}}) \quad (33)$$

where VCO\_CAL\_TIMEOUT is a fixed value of 2μs. It is the time it takes for the frequency to settle after a band and VCO change.

To perform a VCO calibration, set up the following several registers as outlined in the following procedure:

1. Set DCLK\_MODE.
2. Calculate and set the minimum required values for CAL\_VTUNE\_TO, CAL\_VCO\_TO, and CAL\_COUNT\_TO as per their corresponding formulas previously described in this section.
3. Set the N\_INT, RFOUT\_DIV, and R\_DIV bits by programming Register 0x010 last. Any writes to Register 0x010 start the VCO autocalibration.
4. Monitor the FSM\_BUSY bit (Register 0x048, Bit 3). The calibration is finished when the FSM\_BUSY transitions from high to low.
5. After the VCO calibration is complete, disable the calibration clocks to limit unwanted spurious content by setting EN\_ADC\_CLK = EN\_DNCLK = 0.

## Total Autocalibration Time

Use each of the calibration timeout values to calculate the total autocalibration time as follows:

Total Autocalibration Time =

$$\frac{\text{CAL\_VTUNE\_TO} + \text{No. of Cal Decisions} \times ((\text{CAL\_COUNT\_TO} \times 16) + \text{CAL\_VCO\_TO})}{f_{\text{PFD}}} \quad (34)$$

where No. of Cal Decisions is a fixed value = 8 that consists of one VCO decision and a seven band decision.

Refer to the [VCO Calibration](#) section to calculate for the CAL\_VTUNE\_TO, CAL\_COUNT\_TO, and CAL\_VCO\_TO.

## REGISTER MAP

Table 16. ADF5611 Register Map

Reg	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	R/W	
0x000	SOFT_RESET_R	LSB_FIRST_R	ADDRESS_AS_CENSION_R	SDO_ACTIVE_R	SDO_ACTIVE	ADDRESS_AS_CENSION	LSB_FIRST	SOFT_RESET	0x00	R/W	
0x001	SINGLE_INSTRUCTION	CSB_STALLING	MASTER_READBACK_CONTROL	RESERVED					0x00	R/W	
0x002	RESERVED								0x00	R/W	
0x003	RESERVED				CHIP_TYPE				0x00	R	
0x004	PRODUCT_ID[7:0]								0x00	R	
0x005	PRODUCT_ID[15:8]								0x00	R	
0x006	RESERVED								0x00	R/W	
0x007	RESERVED								0x00	R/W	
0x008	RESERVED								0x00	R/W	
0x009	RESERVED								0x00	R/W	
0x00A	SCRATCHPAD								0x00	R/W	
0x00B	SPI_REVISION								0x00	R	
0x00C	VENDOR_ID[7:0]								0x56	R	
0x00D	VENDOR_ID[15:8]								0x04	R	
0x00E	RESERVED								0x00	R/W	
0x00F	RESERVED								0x00	R/W	
0x010	N_INT[7:0]								0x80	R/W	
0x011	N_INT[15:8]								0x00	R/W	
0x012	FRAC1WORD[3:0]				N_INT[19:16]				0x00	R/W	
0x013	FRAC1WORD[11:4]								0x00	R/W	
0x014	FRAC1WORD[19:12]								0x00	R/W	
0x015	M_VCO_BIAS				FRAC1WORD[24:20]				0x00	R/W	
0x016	M_VCO_BAND				M_VCO_CORE				0x00	R/W	
0x017	FRAC2WORD[7:0]								0x00	R/W	
0x018	FRAC2WORD[15:8]								0x00	R/W	
0x019	FRAC2WORD[23:16]								0x00	R/W	
0x01A	MOD2WORD[7:0]								0x01	R/W	
0x01B	MOD2WORD[15:8]								0x00	R/W	
0x01C	MOD2WORD[23:16]								0x00	R/W	
0x01D	BLEED_I								0x00	R/W	
0x01E	EN_AUTOCAL	EN_BLEED	DCLK_MODE	EN_DNCLK	RESERVED		1	BLEED_POL	0x00	R/W	
0x01F	R_DIV[7:0]								0x01	R/W	
0x020	RESERVED		R_DIV[13:8]						0x00	R/W	
0x021	RESERVED	INT_MODE	RESERVED	EN_RCNTR	CP_I				0x00	R/W	
0x022	RFOUT_DIV			RFOUT_PWR			DIV_PWR			0x00	R/W
0x023	1	1	1	1	1	1	1	1	0x00	R/W	
0x024	1	1	1	1	1	1	1	1	0x00	R/W	
0x025	0	1	1	1	1	1	1	1	0x00	R/W	
0x026	RESERVED		VAR_MOD_EN	DITHER1_SCALE			EN_DITHER2	EN_DITHER1	0x00	R/W	
0x027	PD_ALL	PD_RDIV	PD_NDIV	PD_VCO	PD_LD	PD_PFDPCP	PD_ADC	PD_CALGEN	0x80	R/W	
0x028	RESERVED						PD_PFDNCLK	PD_ODIV	0x01	R/W	
0x029	LDWIN_PW			LD_COUNT						0x00	R/W
0x02A	0	1	EN_LOL	EN_LDWIN	RESERVED	RST_LD	ABPW_WD	RST_SDM	0x00	R/W	
0x02B	MUXOUT				EN_MUXOUT	EN_CPTST	CP_DOWN	CP_UP	0x04	R/W	

## REGISTER MAP

Table 16. ADF5611 Register Map (Continued)

Reg	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	R/W
0x02C	RFODIV_DB	RESERVED	RESERVED	RST_SYS	EN_ADC_CLK	RESERVED	CAL_CT_SEL	RESERVED	0x00	R/W
0x02D	RESERVED					O_VCO_BIAS	O_VCO_BAND	O_VCO_CORE	0x00	R/W
0x02E	RESERVED								0x00	R/W
0x02F	CAL_COUNT_TO								0x00	R/W
0x030	CAL_VTUNE_TO[7:0]								0x00	R/W
0x031	O_VCO_DB	CAL_VTUNE_TO[14:8]							0x00	R/W
0x032	CAL_VCO_TO[7:0]								0x00	R/W
0x033	DEL_CTRL_D B	CAL_VCO_TO[14:8]							0x00	R/W
0x034	RESERVED								0x00	R/W
0x035	RESERVED		CMOS_OV	RESERVED				0x00	R/W	
0x036	ADC_CLK_DIV								0x00	R/W
0x037	EN_ADC_CNV	RESERVED					EN_ADC	ADC_CLK_TE ST_SEL	0x00	R/W
0x038	RESERVED	1	0	0	1	1	1	0	0x00	R/W
0x039	RESERVED	0	1	0	0	0	1	0	0x00	R/W
0x03A	RESERVED								0x00	R/W
0x03B	RESERVED								0x00	R/W
0x03C	RESERVED								0x00	R/W
0x03D	RESERVED								0x00	R/W
0x03E	RESERVED								0x00	R/W
0x03F	0	1	0	1	1	1	0	1	0x00	R/W
0x040	RESERVED		1	0	1	0	1	1	0x00	R/W
0x041	RESERVED								0x00	R/W
0x042	RESERVED								0x00	R/W
0x043	RESERVED								0x00	R/W
0x044	RESERVED							ADC_ST_CNV	0x00	R/W
0x045	RESERVED								0x00	R/W
0x046	RESERVED								0x00	R/W
0x047	RESERVED								0x00	R/W
0x048	RESERVED					ADC_BUSY	FSM_BUSY	LOCKED	0x00	R
0x049	RESERVED					VCO_BIAS			0x00	R
0x04A	CHIP_TEMP[7:0]								0x00	R
0x04B	RESERVED							CHIP_TEMP[8]	0x00	R
0x04C	RESERVED								0x00	R
0x04D	VCO_CORE	VCO_BAND							0x00	R
0x04E	RESERVED								0x00	R
0x04F	VERSION								0x00	R
0x100	RESERVED		0	0	0	0	0	0	0x00	R/W
0x101	RESERVED		0	0	0	0	0	0	0x00	R/W
0x102	RESERVED		0	0	0	0	0	0	0x00	R/W
0x103	RESERVED		0	0	0	0	0	0	0x00	R/W
0x104	RESERVED		1	0	0	1	0	0	0x00	R/W
0x105	RESERVED		1	0	0	1	0	0	0x00	R/W
0x106	RESERVED		1	0	0	1	0	0	0x00	R/W
0x107	RESERVED		1	0	0	1	0	0	0x00	R/W

## REGISTER MAP

## REGISTER DETAILS

Address: 0x000, Reset: 0x00, Name: REG0000

Table 17. Bit Descriptions for REG0000

Bits	Bit Name	Description	Reset	Access
7	SOFT_RESET_R	Repeat of SOFT_RESET.	0x0	R/W
6	LSB_FIRST_R	Repeat of LSB_FIRST.	0x0	R/W
5	ADDRESS_ASCENSION_R	Repeat of ADDRESS_ASCENSION.	0x0	R/W
4	SDO_ACTIVE_R	Repeat of SDO_ACTIVE.	0x0	R/W
3	SDO_ACTIVE	Choose between 3-wire or 4-wire operation. 0: 3-wire. 1: 4-wire SPI (enables SDO and SDIO to become an input only).	0x0	R/W
2	ADDRESS_ASCENSION	Address Ascension When Streaming. 0: address auto-decrements when streaming. 1: address auto-increments when streaming.	0x0	R/W
1	LSB_FIRST	I/O Data Oriented LSB First. 0: MSB first. 1: LSB first.	0x0	R/W
0	SOFT_RESET	Reset SPI Registers Except REG0000 to POR State. Self clearing reset. 0: normal operation. 1: soft reset.	0x0	R/W

Address: 0x001, Reset: 0x00, Name: REG0001

Table 18. Bit Descriptions for REG0001

Bits	Bit Name	Description	Reset	Access
7	SINGLE_INSTRUCTION	Single Instruction. 0: SPI streaming enabled. 1: SPI streaming disabled.	0x0	R/W
6	CSB_STALLING	CSB Stalling.	0x0	R/W
5	MAIN_READBACK_CONTROL	Main/Subordinate Readback Control. 0: for double-buffered bit fields, readback subordinate register. 1: for double-buffered bit fields, readback main register.	0x0	R/W
[4:0]	RESERVED	Reserved.	0x0	R/W

Address: 0x002, Reset: 0x00, Name: REG0002

Table 19. Bit Descriptions for REG0002

Bits	Bit Name	Description	Reset	Access
[7:0]	RESERVED	Reserved.	0x0	R

Address: 0x003, Reset: 0x00, Name: REG0003

Table 20. Bit Descriptions for REG0003

Bits	Bit Name	Description	Reset	Access
[7:4]	RESERVED	Reserved.	0x0	R
[3:0]	CHIP_TYPE	Chip Type = 0x06.	0x0	R

Address: 0x004, Reset: 0x00, Name: REG0004

## REGISTER MAP

Table 21. Bit Descriptions for REG0004

Bits	Bit Name	Description	Reset	Access
[7:0]	PRODUCT_ID[7:0]	Product ID = 0x000B.	0x0	R

Address: 0x005, Reset: 0x00, Name: REG0005

Table 22. Bit Descriptions for REG0005

Bits	Bit Name	Description	Reset	Access
[7:0]	PRODUCT_ID[15:8]	Product ID = 0x0000.	0x0	R

Address: 0x006, Reset: 0x00, Name: REG0006

Table 23. Bit Descriptions for REG0006

Bits	Bit Name	Description	Reset	Access
[7:0]	RESERVED	Reserved.	0x0	R

Address: 0x007, Reset: 0x00, Name: REG0007

Table 24. Bit Descriptions for REG0007

Bits	Bit Name	Description	Reset	Access
[7:0]	RESERVED	Reserved.	0x0	R

Address: 0x008, Reset: 0x00, Name: REG0008

Table 25. Bit Descriptions for REG0008

Bits	Bit Name	Description	Reset	Access
[7:0]	RESERVED	Reserved.	0x0	R

Address: 0x009, Reset: 0x00, Name: REG0009

Table 26. Bit Descriptions for REG0009

Bits	Bit Name	Description	Reset	Access
[7:0]	RESERVED	Reserved.	0x0	R

Address: 0x00A, Reset: 0x00, Name: REG000A

Table 27. Bit Descriptions for REG000A

Bits	Bit Name	Description	Reset	Access
[7:0]	SCRATCHPAD	SPI SCRATCHPAD.	0x0	R/W

Address: 0x00B, Reset: 0x00, Name: REG000B

Table 28. Bit Descriptions for REG000B

Bits	Bit Name	Description	Reset	Access
[7:0]	SPI_REVISION	SPI Revision = 0x01.	0x0	R

Address: 0x00C, Reset: 0x56, Name: REG000C

Table 29. Bit Descriptions for REG000C

Bits	Bit Name	Description	Reset	Access
[7:0]	VENDOR_ID[7:0]	Vendor ID = 0x0456.	0x56	R

## REGISTER MAP

Address: 0x00D, Reset: 0x04, Name: REG000D

Table 30. Bit Descriptions for REG000D

Bits	Bit Name	Description	Reset	Access
[7:0]	VENDOR_ID[15:8]	Vendor ID = 0x0456.	0x4	R

Address: 0x00E, Reset: 0x00, Name: REG000E

Table 31. Bit Descriptions for REG000E

Bits	Bit Name	Description	Reset	Access
[7:0]	RESERVED	Reserved.	0x0	R

Address: 0x00F, Reset: 0x00, Name: REG000F

Table 32. Bit Descriptions for REG000F

Bits	Bit Name	Description	Reset	Access
[7:0]	RESERVED	Reserved.	0x0	R

Address: 0x010, Reset: 0x80, Name: REG0010

Table 33. Bit Descriptions for REG0010

Bits	Bit Name	Description	Reset	Access
[7:0]	N_INT[7:0]	20-Bit Integer Word. Sets the integer value of N. Updates to the PLL N counter, including FRAC1, FRAC2, and MOD2. Double buffering always enabled.	0x80	R/W

Address: 0x011, Reset: 0x00, Name: REG0011

Table 34. Bit Descriptions for REG0011

Bits	Bit Name	Description	Reset	Access
[7:0]	N_INT[15:8]	20-Bit Integer Word. Sets the integer value of N. Updates to the PLL N counter, including FRAC1, FRAC2, and MOD2. Double buffering always enabled.	0x0	R/W

Address: 0x012, Reset: 0x00, Name: REG0012

Table 35. Bit Descriptions for REG0012

Bits	Bit Name	Description	Reset	Access
[7:4]	FRAC1WORD[3:0]	25-Bit FRAC1 Word. Sets the FRAC1 value.	0x0	R/W
[3:0]	N_INT[19:16]	20-Bit Integer Word. Sets the integer value of N. Updates to the PLL N counter, including FRAC1, FRAC2, and MOD2. Double buffering always enabled.	0x0	R/W

Address: 0x013, Reset: 0x00, Name: REG0013

Table 36. Bit Descriptions for REG0013

Bits	Bit Name	Description	Reset	Access
[7:0]	FRAC1WORD[11:4]	25-Bit FRAC1 Word. Sets the FRAC1 value.	0x0	R/W

Address: 0x014, Reset: 0x00, Name: REG0014

Table 37. Bit Descriptions for REG0014

Bits	Bit Name	Description	Reset	Access
[7:0]	FRAC1WORD[19:12]	25-Bit FRAC1 Word. Sets the FRAC1 value.	0x0	R/W

## REGISTER MAP

Address: 0x015, Reset: 0x00, Name: REG0015

Table 38. Bit Descriptions for REG0015

Bits	Bit Name	Description	Reset	Access
[7:5]	M_VCO_BIAS	Selects the Bias Value Used When O_VCO_BIAS = 1. Used in manual VCO calibration together with the M_VCO_BAND and M_VCO_CORE.	0x0	R/W
[4:0]	FRAC1WORD[24:20]	25-Bit FRAC1 Word. Sets the FRAC1 value.	0x0	R/W

Address: 0x016, Reset: 0x00, Name: REG0016

Table 39. Bit Descriptions for REG0016

Bits	Bit Name	Description	Reset	Access
[7:1]	M_VCO_BAND	Selects band within core when O_VCO_BAND = 1. Used in manual VCO calibration together with M_VCO_BIAS and M_VCO_CORE. 127 = lowest frequency, and 0 = highest frequency.	0x0	R/W
0	M_VCO_CORE	Selects VCO core when O_VCO_CORE = 1. Used in manual VCO calibration together with M_VCO_BAND and M_VCO_BIAS. 0: VCO 0 highest frequency. 1: VCO 1 lowest frequency.	0x0	R/W

Address: 0x017, Reset: 0x00, Name: REG0017

Table 40. Bit Descriptions for REG0017

Bits	Bit Name	Description	Reset	Access
[7:0]	FRAC2WORD[7:0]	24-Bit FRAC2 Word. Sets the FRAC2 value.	0x0	R/W

Address: 0x018, Reset: 0x00, Name: REG0018

Table 41. Bit Descriptions for REG0018

Bits	Bit Name	Description	Reset	Access
[7:0]	FRAC2WORD[15:8]	24-Bit FRAC2 Word. Sets the FRAC2 value.	0x0	R/W

Address: 0x019, Reset: 0x00, Name: REG0019

Table 42. Bit Descriptions for REG0019

Bits	Bit Name	Description	Reset	Access
[7:0]	FRAC2WORD[23:16]	24-Bit FRAC2 Word. Sets the FRAC2 value.	0x0	R/W

Address: 0x01A, Reset: 0x01, Name: REG001A

Table 43. Bit Descriptions for REG001A

Bits	Bit Name	Description	Reset	Access
[7:0]	MOD2WORD[7:0]	24-Bit MOD2 Word. Sets the MDO2 value.	0x1	R/W

Address: 0x01B, Reset: 0x00, Name: REG001B

Table 44. Bit Descriptions for REG001B

Bits	Bit Name	Description	Reset	Access
[7:0]	MOD2WORD[15:8]	24-Bit MOD2 Word. Sets the MDO2 value.	0x0	R/W

Address: 0x01C, Reset: 0x00, Name: REG001C

## REGISTER MAP

Table 45. Bit Descriptions for REG001C

Bits	Bit Name	Description	Reset	Access
[7:0]	MOD2WORD[23:16]	24-Bit MOD2 Word. Sets the MDO2 value.	0x0	R/W

Address: 0x01D, Reset: 0x00, Name: REG001D

Table 46. Bit Descriptions for REG001D

Bits	Bit Name	Description	Reset	Access
[7:0]	BLEED_I	Bleed Current = BLEED_I × 3.125µA.	0x0	R/W

Address: 0x01E, Reset: 0x00, Name: REG001E

Table 47. Bit Descriptions for REG001E

Bits	Bit Name	Description	Reset	Access
7	EN_AUTOCAL	Enable VCO Calibration. 0: VCO calibration disabled. 1: VCO calibration enabled.	0x0	R/W
6	EN_BLEED	Enable Bleed Current. 0: bleed current disabled. 1: bleed current enabled.	0x0	R/W
5	DCLK_MODE	Divide RCLK and NCLK Frequency by 2 During VCO Calibration. 0: disables frequency reduction. 1: enables frequency reduction.	0x0	R/W
4	EN_DNCLK	Enable DIV_NCLK to the Digital Block. 0: DIV_NCLK off. 1: DIV_NCLK on.	0x0	R/W
[3:2]	RESERVED	Reserved.	0x0	R/W
1	REG1E_RSV1	Reserved. Table 16 (the register map) provides the reserved register settings.	0x0	R/W
0	BLEED_POL	Bleed Polarity. 0: current sink. 1: current source.	0x0	R/W

Address: 0x01F, Reset: 0x01, Name: REG001F

Table 48. Bit Descriptions for REG001F

Bits	Bit Name	Description	Reset	Access
[7:0]	R_DIV[7:0]	14-Bit R-Divider.	0x1	R/W

Address: 0x020, Reset: 0x00, Name: REG0020

Table 49. Bit Descriptions for REG0020

Bits	Bit Name	Description	Reset	Access
[7:6]	RESERVED	Reserved.	0x0	R/W
[5:0]	R_DIV[13:8]	14-Bit R-Divider.	0x0	R/W

Address: 0x021, Reset: 0x00, Name: REG0021

Table 50. Bit Descriptions for REG0021

Bits	Bit Name	Description	Reset	Access
7	RESERVED	Reserved.	0x0	R/W

## REGISTER MAP

Table 50. Bit Descriptions for REG0021 (Continued)

Bits	Bit Name	Description	Reset	Access
6	INT_MODE	Integer Mode Enabler. 0: fractional mode. 1: integer mode.	0x0	R/W
5	RESERVED	Reserved.	0x0	R/W
4	EN_RCNTR	Enables the reference clock to digital. 0: disables RCNTR. 1: enables RCNTR.	0x0	R/W
[3:0]	CP_I	Charge Pump Current. 0000: 0.2mA. 0001: 0.4mA. 0010: 0.6mA. 0011: 0.8mA. 0100: 1mA. 0101: 1.2mA. 0110: 1.4mA. 0111: 1.6mA. 1000: 1.8mA. 1001: 2mA. 1010: 2.2mA. 1011: 2.4mA. 1100: 2.6mA. 1101: 2.8mA. 1110: 3mA. 1111: 3.2mA.	0x0	R/W

Address: 0x022, Reset: 0x00, Name: REG0022

Table 51. Bit Descriptions for REG0022

Bits	Bit Name	Description	Reset	Access
[7:5]	RFOUT_DIV	RF Output Divider. 000: Divide by 1. 001: Divide by 2. 010: Divide by 4. 011: Divide by 8. 100: Divide by 16. 101: Divide by 32. 110: Divide by 64. 111: Divide by 128.	0x0	R/W
[4:3]	RFOUT_PWR	Sets the output power level for RFOUT.	0x0	R/W
[2:0]	DIV_PWR	Sets the output power level for RFOUT_DIV.	0x0	R/W

Address: 0x023, Reset: 0x00, Name: REG0023

Table 52. Bit Descriptions for REG0023

Bits	Bit Name	Description	Reset	Access
7	REG23_RSV7	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
6	REG23_RSV6	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
5	REG23_RSV5	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W

## REGISTER MAP

Table 52. Bit Descriptions for REG0023 (Continued)

Bits	Bit Name	Description	Reset	Access
4	REG23_RSV4	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
3	REG23_RSV3	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
2	REG23_RSV2	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
1	REG23_RSV1	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
0	REG23_RSV0	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W

Address: 0x024, Reset: 0x00, Name: REG0024

Table 53. Bit Descriptions for REG0024

Bits	Bit Name	Description	Reset	Access
7	REG24_RSV7	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
6	REG24_RSV6	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
5	REG24_RSV5	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
4	REG24_RSV4	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
3	REG24_RSV3	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
2	REG24_RSV2	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
1	REG24_RSV1	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
0	REG24_RSV0	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W

Address: 0x025, Reset: 0x00, Name: REG0025

Table 54. Bit Descriptions for REG0025

Bits	Bit Name	Description	Reset	Access
7	REG25_RSV7	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
6	REG25_RSV6	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
5	REG25_RSV5	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
4	REG25_RSV4	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
3	REG25_RSV3	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
2	REG25_RSV2	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
1	REG25_RSV1	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
0	REG25_RSV0	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W

Address: 0x026, Reset: 0x00, Name: REG0026

Table 55. Bit Descriptions for REG0026

Bits	Bit Name	Description	Reset	Access
[7:6]	RESERVED	Reserved.	0x0	R/W
5	VAR_MOD_EN	Enables auxiliary $\Sigma$ - $\Delta$ modulator. 0: normal operation. 1: enables auxiliary $\Sigma$ - $\Delta$ modulator.	0x0	R/W
[4:2]	DITHER1_SCALE	Selects the LSB position for Dither 1.	0x0	R/W
1	EN_DITHER2	Dither applied to second accumulator.	0x0	R/W
0	EN_DITHER1	Dither applied to first accumulator.	0x0	R/W

Address: 0x027, Reset: 0x80, Name: REG0027

## REGISTER MAP

Table 56. Bit Descriptions for REG0027

Bits	Bit Name	Description	Reset	Access
7	PD_ALL	Main Power Down. 0: normal operation. 1: power down.	0x1	R/W
6	PD_RDIV	Powers down the R-divider. 0: normal operation. 1: power down R-divider.	0x0	R/W
5	PD_NDIV	Powers down the N-divider. 0: normal operation. 1: power down N-divider.	0x0	R/W
4	PD_VCO	Powers down the VCO. 0: normal operation. 1: power down VCO.	0x0	R/W
3	PD_LD	Powers down the lock detector. 0: normal operation. 1: power down the lock detector.	0x0	R/W
2	PD_PFDPCP	Powers down the PFD charge pump. 0: normal operation. 1: power down the PDF charge pump.	0x0	R/W
1	PD_ADC	Powers down the temperature ADC. 0: normal operation. 1: power down ADC.	0x0	R/W
0	PD_CALGEN	Powers down the VTUNE calibration DAC. 0: normal operation. 1: power down the VTUNE calibration DAC.	0x0	R/W

Address: 0x028, Reset: 0x01, Name: REG0028

Table 57. Bit Descriptions for REG0028

Bits	Bit Name	Description	Reset	Access
[7:2]	RESERVED	Reserved.	0x0	R/W
1	PD_PFDNCLK	Powers down the NCLK going to the PFD. 0: disables NCLK. 1: enables NCLK.	0x0	R/W
0	PD_ODIV	Powers down the output divider. 0: enables RFOUT_DIV. 1: disables RFOUT_DIV.	0x1	R/W

Address: 0x029, Reset: 0x00, Name: REG0029

Table 58. Bit Descriptions for REG0029

Bits	Bit Name	Description	Reset	Access
[7:5]	LDWIN_PW	Lock Detector Pulse Window Width. 001: integer PLL, 100MHz maximum PFD. 011: fractional PLL, 100MHz maximum PFD, RF > = 3.65GHz.	0x0	R/W
[4:0]	LD_COUNT	Number of PFD Cycles Before LD Goes High.	0x0	R/W

Address: 0x02A, Reset: 0x00, Name: REG002A

## REGISTER MAP

Table 59. Bit Descriptions for REG002A

Bits	Bit Name	Description	Reset	Access
7	REG2A_RSV7	Reserved. Table 16 (the register map) provides the reserved register settings.	0x0	R/W
6	REG2A_RSV6	Reserved. Table 16 (the register map) provides the reserved register settings.	0x0	R/W
5	EN_LOL	Enables loss of lock detector. 0: disables loss of lock detector. 1: enables loss of lock detector.	0x0	R/W
4	EN_LDWIN	Enables the lock detector pulse window. 0: lock detector pulse window disabled. 1: lock detector pulse window enabled.	0x0	R/W
3	RESERVED	Reserved.	0x0	R/W
2	RST_LD	Resets the lock detector to the unlocked state. 0: resets to inactive. 1: resets to active.	0x0	R/W
1	ABPW_WD	PFD Antibacklash Pulse Width.	0x0	R/W
0	RST_SDM	Reset SDM. 0: reset SDM disabled. 1: reset SDM enabled.	0x0	R/W

Address: 0x02B, Reset: 0x04, Name: REG002B

Table 60. Bit Descriptions for REG002B

Bits	Bit Name	Description	Reset	Access
[7:4]	MUXOUT	Selects test signal to MUXOUT. 0000: High-Z. 0001: LKDET. 0010: Low. 0011: SDMCLK/2. 0100: RCLK/2. 0101: NCLK/2. 0110: ADC_BUSY. 0111: Low. 1000: High. 1001: VCOCAL RBAND/2. 1010: VCOCAL NBAND/2. 1011: high. 1100: high. 1101: high. 1110: high. 1111: analog test.	0x0	R/W
3	EN_MUXOUT	Enables MUXOUT to SDO. 0: disables MUXOUT. 1: enables MUXOUT.	0x0	R/W
2	EN_CPTTEST	Enables charge pump force up or down test mode. 0: charge pump force up or down test mode off (normal operation). 1: charge pump force up or down test mode on.	0x1	R/W
1	CP_DOWN	Forces pump down charge pump test mode. 0: forces pump down off. 1: forces pump down on.	0x0	R/W
0	CP_UP	Forces pump up charge pump test mode.	0x0	R/W

## REGISTER MAP

Table 60. Bit Descriptions for REG002B (Continued)

Bits	Bit Name	Description	Reset	Access
		0: forces pump up off. 1: forces pump up on.		

Address: 0x02C, Reset: 0x00, Name: REG002C

Table 61. Bit Descriptions for REG002C

Bits	Bit Name	Description	Reset	Access
7	RFODIV_DB	Enables double buffering for the RFOUT_DIV bit field. 0: RFOUT_DIV not double buffered. 1: RFOUT_DIV double buffered.	0x0	R/W
6	RESERVED	Reserved	0x0	R/W
5	RESERVED	Reserved.	0x0	R/W
4	RST_SYS	Resets digital except SPI and registers to a POR state. 0: resets to inactive. 1: reset to active.	0x0	R/W
3	EN_ADC_CLK	Enables the ADC clock. 0: disables ADC clock. 1: enables ADC clock.	0x0	R/W
2	RESERVED	Reserved.	0x0	R/W
1	CAL_CT_SEL	Decreases by 1 the number of DIV_RCLK cycles used in the VCO calibration.	0x0	R/W
0	RESERVED	Reserved.	0x0	R/W

Address: 0x02D, Reset: 0x00, Name: REG002D

Table 62. Bit Descriptions for REG002D

Bits	Bit Name	Description	Reset	Access
[7:3]	RESERVED	Reserved.	0x0	R/W
2	O_VCO_BIAS	Overrides the VCO bias with M_VCO_BIAS. 0: VCO bias select from the VCO calibration state machine. 1: VCO bias select from M_VCO_BIAS.	0x0	R/W
1	O_VCO_BAND	Overrides the VCO band with M_VCO_BAND. 0: VCO band code from VCO calibration state machine. 1: VCO band code from M_VCO_BAND.	0x0	R/W
0	O_VCO_CORE	Overrides the VCO core with M_VCO_CORE. 0: VCO core select from VCO calibration state machine. 1: VCO core select from M_VCO_CORE.	0x0	R/W

Address: 0x02E, Reset: 0x00, Name: REG002E

Table 63. Bit Descriptions for REG002E

Bits	Bit Name	Description	Reset	Access
[7:0]	RESERVED	Reserved.	0x0	R/W

Address: 0x02F, Reset: 0x00, Name: REG002F

Table 64. Bit Descriptions for REG002F

Bits	Bit Name	Description	Reset	Access
[7:0]	CAL_COUNT_TO	Time for Each VCO Calibration Decision. $CAL\_COUNT\_TO = \text{ceil}(8\mu\text{s} \times f_{\text{PFD}})/16$ .	0x0	R/W

## REGISTER MAP

Address: 0x030, Reset: 0x00, Name: REG0030

Table 65. Bit Descriptions for REG0030

Bits	Bit Name	Description	Reset	Access
[7:0]	CAL_VTUNE_TO[7:0]	Time for VCO Calibration VTUNE CAL-DAC Settling. $CAL\_VTUNE\_TO = \text{ceil}(1\mu\text{s} \times f_{PFD})$ .	0x0	R/W

Address: 0x031, Reset: 0x00, Name: REG0031

Table 66. Bit Descriptions for REG0031

Bits	Bit Name	Description	Reset	Access
7	O_VCO_DB	M_VCO_CORE, M_VCO_BAND, M_VCO_BIAS Doubled Buffered. 0: core, bias, and band not double buffered. 1: core, bias, and band double buffered.	0x0	R/W
[6:0]	CAL_VTUNE_TO[14:8]	Time for VCO Calibration VTUNE CAL-DAC Settling. $CAL\_VTUNE\_TO = \text{ceil}(1\mu\text{s} \times f_{PFD})$ .	0x0	R/W

Address: 0x032, Reset: 0x00, Name: REG0032

Table 67. Bit Descriptions for REG0032

Bits	Bit Name	Description	Reset	Access
[7:0]	CAL_VCO_TO[7:0]	Time for VCO Calibration Band/Core Settling. $CAL\_VCO\_TO = \text{ceil}(2\mu\text{s} \times f_{PFD})$ .	0x0	R/W

Address: 0x033, Reset: 0x00, Name: REG0033

Table 68. Bit Descriptions for REG0033

Bits	Bit Name	Description	Reset	Access
7	DEL_CTRL_DB	Delay That Controls Double Buffered. BLEED_I, BLEED_POL Double Buffered 0: not double buffered. 1: double buffered.	0x0	R/W
[6:0]	CAL_VCO_TO[14:8]	Time for VCO Calibration Band/Core Settling. $CAL\_VCO\_TO = \text{ceil}(2\mu\text{s} \times f_{PFD})$ .	0x0	R/W

Address: 0x034, Reset: 0x00, Name: REG0034

Table 69. Bit Descriptions for REG0034

Bits	Bit Name	Description	Reset	Access
[7:0]	RESERVED[7:0]	Reserved.	0x0	R/W

Address: 0x035, Reset: 0x00, Name: REG0035

Table 70. Bit Descriptions for REG0035

Bits	Bit Name	Description	Reset	Access
[7:6]	RESERVED	Reserved.	0x0	R/W
5	CMOS_OV	Logic High Voltage for SDO, SDIO. 0: 1.8V logic. 1: 3.3V logic.	0x0	R/W
[4:0]	RESERVED	Reserved.	0x0	R/W

Address: 0x036, Reset: 0x00, Name: REG0036

Table 71. Bit Descriptions for REG0036

Bits	Bit Name	Description	Reset	Access
[7:0]	ADC_CLK_DIV	ADC CLK Frequency = $f_{PFD} / ((ADC\_CLK\_DIV \times 4) + 2)$ .	0x0	R/W

## REGISTER MAP

Address: 0x037, Reset: 0x00, Name: REG0037

Table 72. Bit Descriptions for REG0037

Bits	Bit Name	Description	Reset	Access
7	EN_ADC_CNV	Enables ADC conversion. 0: no ADC conversion. 1: performs the ADC conversion on R0x10 write if ADC is enabled.	0x0	R/W
[6:2]	RESERVED	Reserved.	0x0	R/W
1	EN_ADC	Enables ADC. 0: ADC disabled. 1: ADC enabled.	0x0	R/W
0	ADC_CLK_TEST_SEL	Selects ADC clock source. 0: uses RCLK as ADC clock source. 1: uses SPI SCK as ADC clock source.	0x0	R/W

Address: 0x038, Reset: 0x00, Name: REG0038

Table 73. Bit Descriptions for REG0038

Bits	Bit Name	Description	Reset	Access
7	RESERVED	Reserved.	0x0	R/W
6	REG38_RSV6	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
5	REG38_RSV5	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
4	REG38_RSV4	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
3	REG38_RSV3	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
2	REG38_RSV2	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
1	REG38_RSV1	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
0	REG38_RSV0	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W

Address: 0x039, Reset: 0x00, Name: REG0039

Table 74. Bit Descriptions for REG0039

Bits	Bit Name	Description	Reset	Access
7	RESERVED	Reserved.	0x0	R/W
6	REG39_RSV6	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
5	REG39_RSV5	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
4	REG39_RSV4	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
3	REG39_RSV3	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
2	REG39_RSV2	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
1	REG39_RSV1	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
0	REG39_RSV0	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W

Address: 0x03A, Reset: 0x00, Name: REG003A

Table 75. Bit Descriptions for REG003A

Bits	Bit Name	Description	Reset	Access
[7:0]	RESERVED	Reserved.	0x0	R/W

Address: 0x03B, Reset: 0x00, Name: REG003B

## REGISTER MAP

Table 76. Bit Descriptions for REG003B

Bits	Bit Name	Description	Reset	Access
[7:0]	RESERVED	Reserved.	0x0	R/W

Address: 0x03C, Reset: 0x00, Name: REG003C

Table 77. Bit Descriptions for REG003C

Bits	Bit Name	Description	Reset	Access
[7:0]	RESERVED	Reserved.	0x0	R/W

Address: 0x03D, Reset: 0x00, Name: REG003D

Table 78. Bit Descriptions for REG003D

Bits	Bit Name	Description	Reset	Access
[7:0]	RESERVED	Reserved.	0x0	R

Address: 0x03E, Reset: 0x00, Name: REG003E

Table 79. Bit Descriptions for REG003E

Bits	Bit Name	Description	Reset	Access
[7:0]	RESERVED	Reserved.	0x0	R/W

Address: 0x03F, Reset: 0x00, Name: REG003F

Table 80. Bit Descriptions for REG003F

Bits	Bit Name	Description	Reset	Access
7	REG3F_RSV7	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
6	REG3F_RSV6	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
5	REG3F_RSV5	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
4	REG3F_RSV4	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
3	REG3F_RSV3	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
2	REG3F_RSV2	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
1	REG3F_RSV1	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
0	REG3F_RSV0	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W

Address: 0x040, Reset: 0x00, Name: REG0040

Table 81. Bit Descriptions for REG0040

Bits	Bit Name	Description	Reset	Access
[7:6]	RESERVED	Reserved.	0x0	R/W
5	REG40_RSV5	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
4	REG40_RSV4	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
3	REG40_RSV3	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
2	REG40_RSV2	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
1	REG40_RSV1	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
0	REG40_RSV0	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W

Address: 0x041, Reset: 0x00, Name: REG0041

## REGISTER MAP

Table 82. Bit Descriptions for REG0041

Bits	Bit Name	Description	Reset	Access
[7:0]	RESERVED	Reserved.	0x0	R/W

Address: 0x042, Reset: 0x00, Name: REG0042

Table 83. Bit Descriptions for REG0042

Bits	Bit Name	Description	Reset	Access
[7:0]	RESERVED	Reserved.	0x0	R/W

Address: 0x043, Reset: 0x00, Name: REG0043

Table 84. Bit Descriptions for REG0043

Bits	Bit Name	Description	Reset	Access
[7:0]	RESERVED	Reserved.	0x0	R/W

Address: 0x044, Reset: 0x00, Name: REG0044

Table 85. Bit Descriptions for REG0044

Bits	Bit Name	Description	Reset	Access
[7:1]	RESERVED	Reserved.	0x0	R
0	ADC_ST_CNV	Writes this bit to start an ADC conversion.	0x0	R/W

Address: 0x045, Reset: 0x00, Name: REG0045

Table 86. Bit Descriptions for REG0045

Bits	Bit Name	Description	Reset	Access
[7:0]	RESERVED[7:0]	Reserved.	0x0	R

Address: 0x046, Reset: 0x00, Name: REG0046

Table 87. Bit Descriptions for REG0046

Bits	Bit Name	Description	Reset	Access
[7:0]	RESERVED[15:8]	Reserved.	0x0	R

Address: 0x047, Reset: 0x00, Name: REG0047

Table 88. Bit Descriptions for REG0047

Bits	Bit Name	Description	Reset	Access
[7:0]	RESERVED[23:16]	Reserved.	0x0	R

Address: 0x048, Reset: 0x00, Name: REG0048

Table 89. Bit Descriptions for REG0048

Bits	Bit Name	Description	Reset	Access
[7:3]	RESERVED	Reserved.	0x0	R
2	ADC_BUSY	1 = ADC conversion in progress.	0x0	R
1	FSM_BUSY	1 = VCO calibration in progress.	0x0	R
0	LOCKED	Lock Detector Output.	0x0	R

Address: 0x049, Reset: 0x00, Name: REG0049

## REGISTER MAP

Table 90. Bit Descriptions for REG0049

Bits	Bit Name	Description	Reset	Access
[7:3]	RESERVED	Reserved.	0x0	R
[2:0]	VCO_BIAS	VCO bias is selected.	0x0	R

Address: 0x04A, Reset: 0x00, Name: REG004A

Table 91. Bit Descriptions for REG004A

Bits	Bit Name	Description	Reset	Access
[7:0]	CHIP_TEMP[7:0]	Temperature Measured by the ADC. Bit 8 = Sign bits, Bits[7:0] = magnitude.	0x0	R

Address: 0x04B, Reset: 0x00, Name: REG004B

Table 92. Bit Descriptions for REG004B

Bits	Bit Name	Description	Reset	Access
[7:1]	RESERVED	Reserved.	0x0	R
0	CHIP_TEMP[8]	Temperature Measured by the ADC. Bit 8 = Sign bits, Bits[7:0] = magnitude.	0x0	R

Address: 0x04C, Reset: 0x00, Name: REG004C

Table 93. Bit Descriptions for REG004C

Bits	Bit Name	Description	Reset	Access
[7:0]	RESERVED	Reserved.	0x0	R

Address: 0x04D, Reset: 0x00, Name: REG004D

Table 94. Bit Descriptions for REG004D

Bits	Bit Name	Description	Reset	Access
7	VCO_CORE	VCO core is selected.	0x0	R
[6:0]	VCO_BAND	VCO band is selected.	0x0	R

Address: 0x04E, Reset: 0x00, Name: REG004E

Table 95. Bit Descriptions for REG004E

Bits	Bit Name	Description	Reset	Access
[7:0]	RESERVED	Reserved.	0x0	R

Address: 0x04F, Reset: 0x00, Name: REG004F

Table 96. Bit Descriptions for REG004F

Bits	Bit Name	Description	Reset	Access
[7:0]	VERSION	Chip Version.	0x0	R

Address: 0x100, Reset: 0x00, Name: REG0100

Table 97. Bit Descriptions for REG0100

Bits	Bit Name	Description	Reset	Access
[7:6]	RESERVED	Reserved.	0x0	R
5	REG100_RSV5	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
4	REG100_RSV4	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W

## REGISTER MAP

Table 97. Bit Descriptions for REG0100 (Continued)

Bits	Bit Name	Description	Reset	Access
3	REG100_RSV3	Reserved. Table 16 (the register map) provides the reserved register settings.	0x0	R/W
2	REG100_RSV2	Reserved. Table 16 (the register map) provides the reserved register settings.	0x0	R/W
1	REG100_RSV1	Reserved. Table 16 (the register map) provides the reserved register settings.	0x0	R/W
0	REG100_RSV0	Reserved. Table 16 (the register map) provides the reserved register settings.	0x0	R/W

Address: 0x101, Reset: 0x00, Name: REG0101

Table 98. Bit Descriptions for REG0101

Bits	Bit Name	Description	Reset	Access
[7:6]	RESERVED	Reserved.	0x0	R
5	REG101_RSV5	Reserved. Table 16 (the register map) provides the reserved register settings.	0x0	R/W
4	REG101_RSV4	Reserved. Table 16 (the register map) provides the reserved register settings.	0x0	R/W
3	REG101_RSV3	Reserved. Table 16 (the register map) provides the reserved register settings.	0x0	R/W
2	REG101_RSV2	Reserved. Table 16 (the register map) provides the reserved register settings.	0x0	R/W
1	REG101_RSV1	Reserved. Table 16 (the register map) provides the reserved register settings.	0x0	R/W
0	REG101_RSV0	Reserved. Table 16 (the register map) provides the reserved register settings.	0x0	R/W

Address: 0x102, Reset: 0x00, Name: REG0102

Table 99. Bit Descriptions for REG0102

Bits	Bit Name	Description	Reset	Access
[7:6]	RESERVED	Reserved.	0x0	R
5	REG102_RSV5	Reserved. Table 16 (the register map) provides the reserved register settings.	0x0	R/W
4	REG102_RSV4	Reserved. Table 16 (the register map) provides the reserved register settings.	0x0	R/W
3	REG102_RSV3	Reserved. Table 16 (the register map) provides the reserved register settings.	0x0	R/W
2	REG102_RSV2	Reserved. Table 16 (the register map) provides the reserved register settings.	0x0	R/W
1	REG102_RSV1	Reserved. Table 16 (the register map) provides the reserved register settings.	0x0	R/W
0	REG102_RSV0	Reserved. Table 16 (the register map) provides the reserved register settings.	0x0	R/W

Address: 0x103, Reset: 0x00, Name: REG0103

Table 100. Bit Descriptions for REG0103

Bits	Bit Name	Description	Reset	Access
[7:6]	RESERVED	Reserved.	0x0	R
5	REG103_RSV5	Reserved. Table 16 (the register map) provides the reserved register settings.	0x0	R/W
4	REG103_RSV4	Reserved. Table 16 (the register map) provides the reserved register settings.	0x0	R/W
3	REG103_RSV3	Reserved. Table 16 (the register map) provides the reserved register settings.	0x0	R/W
2	REG103_RSV2	Reserved. Table 16 (the register map) provides the reserved register settings.	0x0	R/W
1	REG103_RSV1	Reserved. Table 16 (the register map) provides the reserved register settings.	0x0	R/W
0	REG103_RSV0	Reserved. Table 16 (the register map) provides the reserved register settings.	0x0	R/W

Address: 0x104, Reset: 0x00, Name: REG0104

Table 101. Bit Descriptions for REG0104

Bits	Bit Name	Description	Reset	Access
[7:6]	RESERVED	Reserved.	0x0	R
5	REG104_RSV5	Reserved. Table 16 (the register map) provides the reserved register settings.	0x0	R/W
4	REG104_RSV4	Reserved. Table 16 (the register map) provides the reserved register settings.	0x0	R/W

## REGISTER MAP

**Table 101. Bit Descriptions for REG0104 (Continued)**

Bits	Bit Name	Description	Reset	Access
3	REG104_RSV3	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
2	REG104_RSV2	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
1	REG104_RSV1	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
0	REG104_RSV0	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W

**Address: 0x105, Reset: 0x00, Name: REG0105****Table 102. Bit Descriptions for REG0105**

Bits	Bit Name	Description	Reset	Access
[7:6]	RESERVED	Reserved.	0x0	R
5	REG105_RSV5	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
4	REG105_RSV4	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
3	REG105_RSV3	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
2	REG105_RSV2	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
1	REG105_RSV1	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
0	REG105_RSV0	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W

**Address: 0x106, Reset: 0x00, Name: REG0106****Table 103. Bit Descriptions for REG0106**

Bits	Bit Name	Description	Reset	Access
[7:6]	RESERVED	Reserved.	0x0	R
5	REG106_RSV5	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
4	REG106_RSV4	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
3	REG106_RSV3	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
2	REG106_RSV2	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
1	REG106_RSV1	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
0	REG106_RSV0	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W

**Address: 0x107, Reset: 0x00, Name: REG0107****Table 104. Bit Descriptions for REG0107**

Bits	Bit Name	Description	Reset	Access
[7:6]	RESERVED	Reserved.	0x0	R
5	REG107_RSV5	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
4	REG107_RSV4	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
3	REG107_RSV3	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
2	REG107_RSV2	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
1	REG107_RSV1	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W
0	REG107_RSV0	Reserved. <a href="#">Table 16</a> (the register map) provides the reserved register settings.	0x0	R/W

OUTLINE DIMENSIONS




Figure 61. 48-Terminal Land Grid Array [LGA]  
(CC-48-14)  
Dimensions shown in millimeters

ORDERING GUIDE

Model <sup>1</sup>	Temperature Range	Package Description	Packing Quantity	Package Option
ADF5611BCCZ	-40°C to +85°C	48-Terminal Land Grid Array [LGA]	Tray	CC-48-14
ADF5611BCCZ-RL7	-40°C to +85°C	48-Terminal Land Grid Array [LGA]	Reel	CC-48-14

<sup>1</sup> Z = RoHS Compliant Part.

EVALUATION BOARDS

Model <sup>1</sup>	Description
EV-ADF5611SD1Z	Evaluation Board

<sup>1</sup> Z = RoHS-Compliant Part.

Legal Terms and Conditions

Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. All Analog Devices products contained herein are subject to release and availability.