

16 × 16 Crosspoint Switch Array

FEATURES

- ▶ 256 switches in a 16 × 16 array
- ▶ Wide signal range: to supply rails of 24 V or 612 V
- ▶ Low on-resistance: 200 Ω typ
- ▶ TTL/CMOS/microprocessor-compatible control lines
- ▶ Serial input simplifies interface
- ▶ Serial output allows cascading for more channels
- ▶ Low power consumption: 2 mW quiescent
- ▶ Compact 44-lead PLCC

PRODUCT DESCRIPTION

The AD75019 contains 256 analog switches in a 16 × 16 array. Any of the X or Y pins may serve as an input or output. Any or all of the X terminals may be programmed to connect to any or all of the Y terminals. The switches can accommodate signals with amplitudes up to the supply rails and have a typical on-resistance of 150 Ω.

Data is loaded serially via the SIN input and clocked into an on-board 256-bit shift register via SCLK. When all the switch settings have been programmed, data is transferred into a set of 256 latches via PCLK. The serial shift register is dynamic, so there is a minimum clock rate of 20 kHz. The maximum clock rate of 5 MHz allows loading times as short as 52 μs. The switch control latches are static and will hold their data as long as power is applied.

To extend the number of switches in the array, you may cascade multiple AD75019s. The SOUT output is the end of the shift register, and may be connected to the SIN input of the next AD75019.

The AD75019 is fabricated in Analog Devices' BiMOS II process. This epitaxial BiCMOS process features CMOS devices for low distortion switches and bipolar devices for ESD protection.

FUNCTIONAL BLOCK DIAGRAM




Figure 1. Functional Block Diagram

TABLE OF CONTENTS

Features.....	1	Pin Configuration and Function Descriptions.....	6
Product Description.....	1	Applications Information.....	8
Functional Block Diagram.....	1	Loading Data.....	8
Specifications.....	3	Power Supply Sequencing and Bypassing.....	8
Timing Characteristics.....	4	Transistor Count.....	8
Absolute Maximum Ratings.....	5	Outline Dimensions.....	9
ESD Caution.....	5	Ordering Guide.....	9

REVISION HISTORY**5/2026—Rev. D to Rev. E**

Changes to Table 1 Title	3
Changes to Table 3 and Table 5.....	6

SPECIFICATIONS

$T_A = +25^\circ\text{C}$, V_{DD} and $V_{SS} = \pm 12\text{ V}$, $V_{CC} = +5\text{ V}$ unless otherwise noted.

Table 1. Specifications

AD75019 ¹	Symbol	Min	Typ	Max	Units
MULTIPLEXER					
Input Signal Range	V_{IN}	$V_{SS} - 0.5$		$V_{DD} + 0.5$	V
Switch ON Resistance, V_{DD} and $V_{SS} = \pm 12\text{ V}$, $V_{SIGNAL} = \pm 12\text{ V}$	R_{ON}		150	300	Ω
Switch ON Resistance, V_{DD} and $V_{SS} = \pm 5\text{ V}$, $V_{SIGNAL} = \pm 5\text{ V}$	R_{ON}		300	500	Ω
Switch ON Resistance Matching ² , $V_{SIGNAL} = \pm 12\text{ V}$	ΔR_{ON}		20	30	Ω
Leakage Current, $V_{SIGNAL} = \pm 10\text{ V}$			2	10	nA
Input/Output Capacitance	C_{IN}			25	pF
Isolation Between Any Two Channels					
$R_S = 600\ \Omega$, $R_L = 10\ \text{k}\Omega$, $V_{SIGNAL} = 2\text{ V p-p}$					
$f_{SIGNAL} = 1\ \text{kHz}$		92			dB
$f_{SIGNAL} = 20\ \text{kHz}$		69			dB
$f_{SIGNAL} = 1\ \text{MHz}$		38			dB
Total Harmonic Distortion					
$R_S = 600\ \Omega$, $R_L = 10\ \text{k}\Omega$, $V_{SIGNAL} = 2\text{ V p-p}$				0.01	%
Switch Frequency Response, -3 dB					
$R_S = 600\ \Omega$, $R_L = 10\ \text{k}\Omega$, $V_{SIGNAL} = 2\text{ V p-p}$		20	4	8	MHz
Propagation Delay					ns
DIGITAL INPUTS (SIN, SCLK, PCLK)					
Logic Levels (TTL Compatible)					
Input Voltage, Logic "1"	V_{IH}	2.4		5.5	V
Input Voltage, Logic "0"	V_{IL}	0		0.8	μA
Input Current, $V_{IH} = 5.5\text{ V}$	I_{IH}			± 1	μA
Input Current, $V_{IL} = 0.8\text{ V}$	I_{IL}			± 1	pF
Input Capacitance	C_{IN}			10	
DIGITAL OUTPUTS (SOUT)					
Logic Levels (TTL Compatible)					
Output Voltage, Logic "1"	V_{OH}	2.8			V
Output Voltage, Logic "0"	V_{OL}			0.4	V
Output Current, $V_{OH} = 2.8\text{ V}$	I_{OH}	3.2			mA
Output Current, $V_{OL} = 0.4\text{ V}$	I_{OL}	3.2			mA
POWER SUPPLY REQUIREMENTS					
Voltage Range, Total Analog	$V_{DD} - V_{SS}$	9.0		25.2	V
Voltage Range, Positive Analog	$V_{DD} - V_{DGND}$	$(V_{CC} - 0.5)$		25.2	V
Voltage Range, Negative Analog	$V_{SS} - V_{DGND}$	-20.7		0	V
Voltage Range, Digital	$V_{CC} - V_{DGND}$	4.5	5	5.5	V
Supply Current, SCLK = 5 MHz, $V_{IL} = 0.8\text{ V}$, $V_{IH} = 2.4\text{ V}$	I_{DD} , I_{SS}			± 70	mA
	I_{CC}			800	μA
Supply Current, Quiescent, $V_{IL} = 0.8\text{ V}$, $V_{IH} = 2.4\text{ V}$	I_{DD} , I_{SS}		-	± 400	μA
	I_{CC}		-	100	μA

¹ All minimum and maximum specifications are guaranteed, and specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels.

² Switch resistance matching is measured with zero volts at each analog input and refers to the difference between the maximum and minimum values.

SPECIFICATIONS

TIMING CHARACTERISTICS

$T_A = T_{MIN}$ to T_{MAX} , rated power supplies unless otherwise noted.

Table 2. Timing Characteristics

Parameter ¹	Symbol	Value	Units	Condition
Data Setup Time	t_1	20	ns	min
SCLK Pulsewidth	t_2	100	ns	min
Data Hold Time	t_3	40	ns	min
SCLK Pulse Separation	t_4	100	ns	min
SCLK to PCLK Delay	t_5	65	ns	min
SCLK to PCLK Delay and Release	$(t_5 + t_6)$	5	ms	max
PCLK Pulsewidth	t_6	65	ns	min
Propagation Delay, PCLK to Switches On or Off	—	70	ns	max
Data Load Time	—	52	μ s	SCLK = 5 MHz
SCLK Frequency	—	20	kHz	min
SCLK, PCLK Rise and Fall Times	—	1	μ s	max

¹ Timing measurement reference level is 1.5 V.

Timing Diagram




Figure 2. Timing Diagram

Operation Truth Table

Table 3. Operation Truth Table

Control Lines				Operation/Comment
PCLK	SCLK	SIN	SOUT	
1	0	X	X	No operation.
1	1	Data _i	Data _{i-256}	The data on the SIN line is loaded into the serial register; data clocked into the serial register 256 clocks ago appears at the SOUT output.
0	X	X	X	Data in the serial shift register transfers into the parallel latches which control the switch array.

ABSOLUTE MAXIMUM RATINGS

Table 4. Absolute Maximum Ratings

	Min	Max	Units	Conditions
V_{DD} to DGND	-0.5	+25.2	V	
V_{SS} to DGND	-25.2	+0.5	V	
V_{CC} to DGND	-0.5	+7.0	V	
V_{DD} to V_{SS}	-0.5	+25.2	V	
V_{CC} to V_{SS}	-0.5	+25.2	V	
Digital Inputs to DGND	-0.3	$V_{CC} + 0.5$	V	
Power Dissipation		1.0	W	$T_A \leq 75^\circ\text{C}$
Operating Temperature Range	0	+70	$^\circ\text{C}$	
Storage Temperature	-65	+150	$^\circ\text{C}$	
Lead Temperature		+300	$^\circ\text{C}$	Soldering, 10 sec

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 3. Pin Configuration

Table 5. Pin Function Descriptions

Pin	Name	Description
1	PCLK	Parallel Clock Input
2	SCLK	Serial Clock Input
3	SIN	Serial Data Input
4	V _{SS}	Negative Analog Power Supply
5	NIC	Not Internally Connected
6	NIC	Not Internally Connected
7	Y15	Analog Output (or Input)
8	Y14	Analog Output (or Input)
9	Y13	Analog Output (or Input)
10	Y12	Analog Output (or Input)
11	Y11	Analog Output (or Input)
12	Y10	Analog Output (or Input)
13	Y9	Analog Output (or Input)
14	Y8	Analog Output (or Input)
15	X0	Analog Input (or Output)
16	X1	Analog Input (or Output)
17	X2	Analog Input (or Output)
18	X3	Analog Input (or Output)
19	X4	Analog Input (or Output)
20	X5	Analog Input (or Output)
21	X6	Analog Input (or Output)
22	X7	Analog Input (or Output)
23	X8	Analog Input (or Output)
24	X9	Analog Input (or Output)
25	X10	Analog Input (or Output)
26	X11	Analog Input (or Output)
27	X12	Analog Input (or Output)
28	X13	Analog Input (or Output)
29	X14	Analog Output (or Input)
30	X15	Analog Output (or Input)
31	Y0	Analog Output (or Input)
32	Y1	Analog Output (or Input)
33	Y2	Analog Output (or Input)
34	Y3	Analog Output (or Input)
35	Y4	Analog Output (or Input)

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**Table 5. Pin Function Descriptions (Continued)**

Pin	Name	Description
36	Y5	Analog Output (or Input)
37	Y6	Analog Output (or Input)
38	Y7	Analog Output (or Input)
39	DNC	Do Not Connect
40	DNC	Do Not Connect
41	V _{DD}	Positive Analog Power Supply
42	V _{CC}	Digital Power Supply
43	DGND	Digital Ground
44	SOUT	Serial Data Output: Positive True

APPLICATIONS INFORMATION

LOADING DATA

Data to control the switches is clocked serially into a 256-bit shift register and then transferred in parallel to 256 bits of memory. The rising edge of SCLK, the serial clock input, loads data into the shift register. The first bit loaded via SIN, the serial data input, controls the switch at the intersection of row Y15 and column X15. The next bits control the remaining columns (down to X0) of row Y15, and are followed by the bits for row Y14, and so on down to the data for the switch at the intersection of row Y0 and column X0. The shift register is dynamic, so there is a minimum clock rate, specified as 20 kHz.

After the shift register is filled with the new 256 bits of control data, PCLK is activated (pulsed low) to transfer the data to the parallel latches. Since the shift register is dynamic, there is a maximum time delay specified before the data is lost: PCLK must be activated and brought back high within 5 ms after filling the shift register. The switch control latches are static and will hold their data as long as power is applied.

To extend the number of switches in the array, you may cascade multiple AD75019s. The SOUT output is the end of the shift register, and may be directly connected to the SIN input of the next AD75019.

POWER SUPPLY SEQUENCING AND BYPASSING

All junction-isolated parts operating on multiple power supplies require proper attention to supply sequencing. Because BiMOS II is a junction-isolated process, parasitic diodes exist between V_{DD} and V_{CC} , and between V_{SS} and DGND. As a result, V_{DD} must always be greater than $(V_{CC} - 0.5\text{ V})$, and V_{SS} must always be less than $(\text{DGND} + 0.5\text{ V})$.

If you can't ensure that system power supplies will sequence to meet these conditions, external Schottky (e.g., 1N5818) or silicon (e.g., 1N4001) diodes may be used. To protect the positive side, the anode would connect to V_{CC} (Pin 42) and the cathode to V_{DD} (Pin 41). For the negative side, connect the anode to V_{SS} (Pin 4) and the cathode to DGND (Pin 43).

Each of the three power supply pins [V_{DD} (Pin 41), V_{CC} (Pin 42) and V_{SS} (Pin 4)] should be bypassed to DGND (Pin 43) through a 0.1 μF ceramic capacitor located close to the package pins.

TRANSISTOR COUNT

AD75019 contains 5,472 transistors. This number may be used for calculating projected reliability.

OUTLINE DIMENSIONS

Package Drawing (Option)	Package Type	Package Description
P-44	PLCC	44-Lead Plastic Chip Carrier

For the latest package outline information and land patterns (footprints), go to [Package Index](#).

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
AD75019JPZ	0°C to 70°C	44-Lead Plastic Leaded Chip Carrier [PLCC]	P-44
AD75019JPZ-REEL	0°C to 70°C	44-Lead Plastic Leaded Chip Carrier [PLCC]	P-44

¹ Z = RoHS Compliant Part.

Legal Terms and Conditions

Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. All Analog Devices products contained herein are subject to release and availability.