ADCMP609:  Rail-to-Rail, Fast, Low Power 2.5 V to 5.5 V, Single-Supply TTL/CMOS Comparator

The ADCMP609 is a fast comparator fabricated on XFCB2, an Analog Devices, Inc., proprietary process. These comparators are exceptionally versatile and easy to use. Features include an input range ...More

ADCMP609:  Rail-to-Rail, Fast, Low Power 2.5 V to 5.5 V, Single-Supply TTL/CMOS Comparator

Product Description

The ADCMP609 is a fast comparator fabricated on XFCB2, an Analog Devices, Inc., proprietary process. These comparators are exceptionally versatile and easy to use. Features include an input range from VEE − 0.2 V to VCC + 0.2 V, low noise, TTL-/CMOS-compatible output drivers, and adjustable hysteresis and/or shutdown inputs.

The device offers 40 ns propagation delay driving a 15 pF load with 10 mV overdrive on 500 μA typical supply current.

A flexible power supply scheme allows the devices to operate with a single +2.5 V positive supply and a −0.2 V to +3.0 V input signal range up to a +5.5 V positive supply with a −0.2 V to +5.7 V input signal range.

The TTL-/CMOS-compatible output stage is designed to drive up to 15 pF with full rated timing specifications and to degrade in a graceful and linear fashion as additional capacitance is added. The input stage of the comparator offers robust protection against large input overdrive, and the outputs do not phase reverse when the valid input signal range is exceeded. A programmable hysteresis feature is also provided.

The ADCMP609, available in an 8-lead MSOP package, features a shutdown pin and hysteresis control.

Applications

  • High speed instrumentation
  • Clock and data signal restoration
  • Logic level shifting or translation
  • High speed line receivers
  • Threshold detection
  • Peak and zero-crossing detectors
  • High speed trigger circuitry
  • Pulse-width modulators
  • Current-/voltage-controlled oscillators

    • Data Sheet, Rev. A, 8/07

    Features

    • Fully specified rail-to-rail at VCC = 2.5 V to 5.5 V
    • Input common-mode voltage from −0.2 V to VCC + 0.2 V
    • Low glitch TTL-/CMOS-compatible output stage
    • 40 ns propagation delay
    • Low power 1 mW at 2.5 V
    • Shutdown pin
    • Programmable hysteresis
    • Power supply rejection > 60 dB
    • −40°C to +125°C operation

    Diagrams

    ADCMP609 Functional Block Diagram
    ADCMP609 Functional Block Diagram

    技术指标

    Logic Output TTL/CMOS
    # Per Pkg 1
    Prop Delay (ns)typ 30ns
    Voltage Supply (V) 2.5 to 5.5
    Supply Current (max) 500µA
    Min Pulse Width 35ns
    Package 8-Lead MSOP
    Shutdown X
    Latch Enable Pin X

    浏览其他的产品

    Part# Prop Delay (ns)typ # Per Pkg Total Power (mW) Voltage Supply (V) No of Supplies Input Range (V) Logic Output Adjustable Hysteresis Min Pulse Width
    AD790 45 1 250 +/-15 3 -Vs to Vs -2V TTL/CMOS Fixed -
    AD8561 7 1 65 +/- 5 2 -5.0V to +3.0V Diff/TTL - -
    AD8564 8 4 150 +/- 5 2 -5.0V to +3.0V TTL/CMOS - -
    AD8611 5.5 1 50 3 to 5 1 0 to 3V Diff/TTL - -
    AD8612 5.5 2 100 3 to 5 1 0 to 3V Diff/TTL - -
    AD96685 6 1 120 5, -5.2 2 -2.5V to +5.0V Diff/ECL - -
    AD96687 6 2 240 5, -5.2 2 -2.5V to +5.0V Diff/ECL - -
    ADCMP551 0.75 2 60 3.3 to 5 1 -0.2 to Vcc-2V PECL - 700ps
    ADCMP552 0.75 2 60 3.3 to 5 1 -0.2 to Vcc-2V PECL X 700ps
    ADCMP553 0.75 1 30 3.3 to 5 1 -0.2 to Vcc-2V PECL - 700ps
    ADCMP561 0.75 2 160 5, -5.2 2 -2 to 3V PECL - 700ps
    ADCMP562 0.75 2 160 5, -5.2 2 -2 to 3V PECL X 700ps
    ADCMP563 0.75 2 120 5, -5.2 2 -2 to 3V ECL - 700ps
    ADCMP564 0.75 2 120 5, -5.2 2 -2 to 3V ECL X 700ps
    ADCMP572 0.15 1 145 3.3 to 5 1 -0.2 to Vcci-2.1V CML X 80ps
    ADCMP573 0.15 1 145 3.3 to 5 1 -0.2 to Vcci-2.1V PECL X 80ps
    ADCMP580 0.15 1 240 5, -5.2 2 -2 to 3V CML X 80ps
    ADCMP581 0.15 1 240 5, -5.2 2 -2 to 3V ECL X 80ps
    ADCMP582