

ABOUT ADSP-21363 SILICON ANOMALIES

These anomalies represent the currently known differences between revisions of the SHARC ADSP-21363 product(s) and the functionality specified in the ADSP-21363 data sheet(s) and the Hardware Reference book(s).

SILICON REVISIONS

A silicon revision number with the form "-x.x" is branded on all parts (see the data sheet for information on reading part branding). The silicon revision can also be electronically read by reading the **REVPID** register either via JTAG or DSP code.

The following DSP code can be used to read the register:

```
<UREG> = REVPID;
```

Silicon REVISION	REVPID[7:4]
0.5	0101
0.3	0011

ANOMALY LIST REVISION HISTORY

The following revision history lists the anomaly list revisions and major changes for each anomaly list revision.

Date	Anomaly List Revision	Data Sheet Revision	Additions and Changes
02/25/2009	H	D	Added anomalies: 07000021
07/19/2007	G	0	Modified anomalies: 07000010 - Removed some special characters
12/28/2006	F	0	Removed anomalies: 07000020-This information is added to the HRM
11/24/2006	E	0	Added anomalies: 07000020
10/17/2006	D	0	Document Format Update
06/21/2006	C	0	Modified anomalies: 07000011
03/14/2006	B	0	Added anomalies: 07000011
06/08/2005	A	PrA	Initial release

NR003082H

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

SUMMARY OF SILICON ANOMALIES

The following table provides a summary of ADSP-21363 anomalies and the applicable silicon revision(s) for each anomaly.

No.	ID	Description	0.3	0.5
1	07000008	Instruction Cache needs to be initialized	x	.
2	07000009	Some Core Stalls not executed properly	x	x
3	07000010	Memory write operations can fail under certain conditions while DMA to internal memory is in progress	x	x
4	07000011	SPI can generate spurious clock for an additional word when used in receive DMA mode at maximum SPICLK frequency	x	x
5	07000021	Incorrect Popping of stacks possible when exiting IRQx/Timer Interrupts with DB modifiers	x	x

Key: x = anomaly exists in revision
 . = Not applicable

DETAILED LIST OF SILICON ANOMALIES

The following list details all known silicon anomalies for the ADSP-21363 including a description, workaround, and identification of applicable silicon revisions.

1. 07000008 - Instruction Cache needs to be initialized:

DESCRIPTION:

The instruction cache in the ADSP-2136x processor is not properly initialized upon power-up. As a result of this the first data read (cache hit) from the cache may be incorrect, possibly causing the processor to execute an invalid instruction. This sort of scenario can apply in code that includes PM data accesses within a loop. (In the second iteration of the loop, the PM data access instruction will be read from cache by the program sequencer, and due to this issue the instruction from cache may be invalid.

WORKAROUND:

The workaround for this issue is to place the code snippet below into the processor's initialization routine. It will force the cache to be initialized properly, and after executing this code snippet the instruction cache will function reliably. It is important to execute this code before the instruction cache is to be relied upon.

```
BIT SET MODE2 CADIS; // Disable the cache
NOP;                // One nop for effect latency
READ CACHE 0;       // Read cache instruction
BIT CLR MODE2 CADIS; // Re-enabling the cache.
```

APPLIES TO REVISION(S):

0.3

2. 07000009 - Some Core Stalls not executed properly:

DESCRIPTION:

Under certain specific conditions outlined below, 3 types of stalls that are normally incurred do not get executed. In certain cases this can cause unexpected code operation.

1. Multiplier stalls:

In normal operation, if both operands in a multiplier instruction are produced by either the multiplier or the ALU in the previous instruction, the pipeline is stalled for 1 cycle.

```
[1] F0=F0+F4, F1=F0-F4, R14 = DM(I0,M0);
[2] F4=F0*F1; <---- this should stall
```

Anomalous behavior:

If: The memory access in instruction 1 is to a memory-mapped IOP register.

-Or-

DMA is simultaneously accessing the same bank as the memory access in instruction 1.

Then: Stall does not occur, and this results in the product in F4 being incorrect.

2. Register writes mode1 / mode2:

In normal operation, a stall cycle is added after any write to MODE1 or MODE2 registers.

-A stall is also added when the content of MODE1 and MODE2 registers are modified through the bit manipulation instruction.

-The value of MODE1 also changes when PUSH STS or POP STS instructions are executed, or when the sequencer branches to or returns from an ISR involving push/pop of status stack (such as any of the hardware interrupts ? IRQ). In such cases the pipeline is stalled for a cycle.

Example:

```
[1] MODE1= DM(I0,M0); /*Enable bit reverse addressing for I8 */
[2] PM(I8,M8)=R14; /* stalls for a cycle but unaffected by */
/* mode setting */
[3] PM(I8,M8)=R14; /* performs bit reversed mode of addressing */
[4] _
```

Anomalous behavior:

If: The memory access in instruction 1 is to a memory-mapped IOP register.

-Or-

DMA is simultaneously accessing the same bank as the memory access in instruction 1.

Then: Stall does not occur, and this results in instruction 3 not being affected by the mode change.

3. PCSTK load & RTS combination:

When PCSTK is loaded, and a RTS is executed immediately afterward, there is a stall as the return waits for a writeback of PCSTK before the return.

Example:

```
[1] PCSTK = DM(I0,M0);
[2] RTS;
```

Anomalous behavior:

If: The memory access in instruction 1 is to a memory-mapped IOP register.

-Or-

DMA is simultaneously accessing the same bank as the memory access in instruction 1.

Then: Stall does not occur, and this results in the RTS vectoring to some unknown location instead of the value from PCSTK.

Note: Multiplier stalls case is fixed for the 0.4 and 0.5 revision of the silicon.

WORKAROUND:

For all the three conditions, add a nop between instructions 1 and 2.

Note: The workaround for this anomaly is taken care using the C/C++ compiler "-workaround 2136x-multi" switch by the tools on the April 2005 update of the Visual DSP++ 3.5 version. From the September 2005 update of the Visual DSP++ 4.0 version and for all the Visual DSP++ 4.5 versions the workaround is taken care automatically by the tools. The compiler will generate code that avoids the anomaly condition and the run-time libraries have also been modified to avoid the anomaly conditions. The assembler will detect instances of the anomaly with some limitations and issues a warning message to the user. For more details on the tools working, please refer the Visual DSP++ Release Notes in the following links on the external website:

http://download.analog.com/tools/patches/VisualDSP++3.5_32-BitApril2005Update_Release_Note.pdf.

http://download.analog.com/tools/patches/VisualDSP_40_Update_Release_Note.pdf.

APPLIES TO REVISION(S):

0.3, 0.5

3. 07000010 - Memory write operations can fail under certain conditions while DMA to internal memory is in progress:

DESCRIPTION:

If an instruction modifies a register and the same register is the source to a memory write, and a DMA happens to same block as the memory write in the next cycle, under the following conditions, the modified value of the register is written to memory instead of the old one.

Examples of instructions that modify a register and the same register are written to memory are:

1. `R0 = R1-R2, DM(I0,M0) = R0; // The memory access can be either DM/PM`
2. `DM(I0,M0) = R0, R0 = PM(I8,M8);`

The conditions under which we see the issue are:

1. The failing instruction is the first instruction in a 1,2, or 4 instructions long loop.

Example:

```
lcntr = 8, do (pc,1) until lce;
DM(I0,M0) = R0, R0 = PM(I8,M8); //and DMA occurs in next cycle.
// The new value of R0 (fetched through PM) is written into DM memory
lcntr=0x7, do ST2_IN_BFLY_T2 until lce; //2 instr long loop
f4=f2+f4, dm(i3,m6)=r0, r0=pm(i11,m11);
ST2_IN_BFLY_T2: f4=pass f2, dm(i4,m6)=r4, r2=pm(i11,m11);
```

2. When the compute of the failing instruction generates both the operands of multiplier in the next instruction

Example:

```
F0=F0+F4, F1=F0-F4, DM(I0,M0) = R1; // and DMA occurs in next cycle.
// The new value of R1 (output of compute) is written into DM memory
F4=F0*F1;
```

3. When the failing instruction is followed by a conditional branch and any of the following two happens

- a. A compute in the failing instruction affects the condition of the branch

Example:

```
F0=F0+F4, PM(I10,M10) = R0; // and DMA occurs in next cycle.
//The new value of R0 (output of compute) is written into PM memory
IF EQ JUMP(PC,0x12);
```

- b. A compute in the instruction preceding the failing instruction affects the condition of branch

Example:

```
F0=F0+F4;
DM(I0,M0) = R0, R0 = PM(I8,M8); // and DMA occurs in next cycle.
//The new value of R0 (fetched through PM) is written into DM memory
IF EQ JUMP(PC,0x12);
```

4. When the failing instruction contains a floating point multiplication and is followed by compute operation involving any fixed point operand register executing in ALU or shifter.

Example:

```
F0=F0*F4, DM(I0,M0) = R0;
F5=FLOAT R1;
//The new value of R0 (output of multiply) is written into PM memory
```

WORKAROUND:

Move DMA to another block of memory OR,

1. For case 1, unroll the loop to make the loop length more than 4.
2. For case 2, 3a, 3b and 4 insert an unrelated instruction between the failing instruction and the instruction following it.

Note: The workaround for this anomaly is taken care using the C/C++ compiler "-workaround 2136x-multi" switch by the tools on the April 2005 update of the Visual DSP++ 3.5 version. From the September 2005 update of the Visual DSP++ 4.0 version and for all the Visual DSP++ 4.5 versions the workaround is taken care automatically by the tools. The compiler will generate code that avoids the anomaly condition and the run-time libraries have also been modified to avoid the anomaly conditions. The assembler will detect instances of the anomaly with some limitations and issues a warning message to the user. For more details on the tools working, please refer the Visual DSP++ Release Notes in the following links on the external website:

http://download.analog.com/tools/patches/VisualDSP++3.5_32-BitApril2005Update_Release_Note.pdf.

http://download.analog.com/tools/patches/VisualDSP_40_Update_Release_Note.pdf.

APPLIES TO REVISION(S):

0.3, 0.5

4. 07000011 - SPI can generate spurious clock for an additional word when used in receive DMA mode at maximum SPICLK frequency:

DESCRIPTION:

SPI can generate spurious clock for an additional word when the following three conditions are met:-

1. The SPI is configured for 32-bit, receive master DMA mode and performs back to back DMA transfers.
2. The SPI DMA is disabled and re-enabled between back to back DMA transfers without disabling the SPI itself.
3. The SPI is operated at the maximum SPICLK frequency (SPIBAUD = 2).

When the above three conditions are met, SPI can generate clock for an additional word even after the FIFO and the receive buffer is full. This clock for another word can cause the receive buffer overflow error which will result in loss of the additional received data word.

WORKAROUND:

1. Do not disable the SPI DMA between back to back DMA transfers.
2. If the application demands disabling SPI DMA between back to back DMA transfers then the sequence given below must be followed:
 - Disable the SPI DMA
 - Disable the SPI
 - Clear the FIFO and the receive buffer
 - Configure the DMA descriptors and Enable the SPI
 - Enable the SPI DMA

APPLIES TO REVISION(S):

0.3, 0.5

5. 0700021 - Incorrect Popping of stacks possible when exiting IRQx/Timer Interrupts with DB modifiers:**DESCRIPTION:**

If a delayed branch modifier (DB) is used to return from the interrupt service routines of any of IRQx (hardware) or timer interrupts, the automatic popping of ASTATx/ASTATy/MODE1 registers from the status stack may go wrong.

The specific instructions affected by this anomaly are "RTI (DB);" and "JUMP (CI) (DB);"

This anomaly affects only IRQx and Timer Interrupts as these are the only interrupts that cause the sequencer to push an entry onto the status stack.

WORKAROUND:

Do not use (DB) modifiers in instructions exiting IRQx or Timer ISRs. Instructions in the delay slots should be moved to a location prior to the branch.

APPLIES TO REVISION(S):

0.3, 0.5