

## Half-Duplex, *i*Coupler Isolated RS-485 Transceiver

### FEATURES

- ▶ RS-485 transceiver with electrical data isolation
- ▶ Complies with ANSI TIA/EIA-485-A and ISO 8482:1987(E)
- ▶ 500 kbps data rate
- ▶ Slew rate-limited driver outputs
- ▶ Low power operation: 2.5 mA maximum
- ▶ Suitable for 5 V or 3.3 V operations ( $V_{DD1}$ )
- ▶ High common-mode transient immunity:  $>25$  kV/ $\mu$ s
- ▶ True fail-safe receiver inputs
- ▶ Chatter-free power-up/power-down protection
- ▶ 256 nodes on bus
- ▶ Thermal shutdown protection
- ▶ Safety and regulatory approvals
  - ▶ DIN EN IEC 60747-17 (VDE 0884-17)
    - ▶  $V_{IORM} = 656$  V peak
  - ▶ UL 1577
    - ▶  $V_{ISO} = 2500$  V rms for 1 minute
  - ▶ IEC/EN/CSA 62368-1 (pending)
  - ▶ IEC/CSA 60601-1 (pending)
  - ▶ IEC/CSA 61010-1 (pending)
- ▶ Operating temperature range:  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$

### APPLICATIONS

- ▶ Low power RS-485/RS-422 networks
- ▶ Isolated interfaces
- ▶ Building control networks
- ▶ Multipoint data transmission systems

### GENERAL DESCRIPTION

The ADM2481 differential bus transceiver is an integrated, galvanically isolated component designed for bidirectional data communication on balanced, multipoint bus transmission lines. It complies with ANSI EIA/TIA-485-A and ISO 8482: 1987(E). Using *i*Coupler® technology from Analog Devices, Inc., the ADM2481 combines a 3-channel isolator, a three-state differential line driver, and a differential input receiver into a single package. The logic side of the device is powered with either a 5 V or 3 V supply, and the bus side uses a 5 V supply only.

The ADM2481 is slew-limited to reduce reflections with improperly terminated transmission lines. The controlled slew rate limits the data rate to 500 kbps. The input impedance of the device is 96 k $\Omega$ , allowing up to 256 transceivers on the bus. Its driver has an active-high enable feature. The driver differential outputs and receiver differential inputs are connected internally to form a differential input/output (I/O) port. When the driver is disabled or when  $V_{DD1}$  or

### FUNCTIONAL BLOCK DIAGRAM




Figure 1.

$V_{DD2} = 0$  V, this imposes minimal loading on the bus. An active-high receiver disable feature, which causes the receiver output to enter a high impedance state, is provided as well.

The receiver inputs have a true fail-safe feature that ensures a logic-high receiver output level when the inputs are open or shorted. This guarantees that the receiver outputs are in a known state before communication begins and at the point when communication ends.

Current limiting and thermal shutdown features protect against output short circuits and bus contention situations that might cause excessive power dissipation. The part is fully specified over the industrial temperature range of  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  and is available in a 16-lead, wide body SOIC package.

Rev. D

DOCUMENT FEEDBACK

TECHNICAL SUPPORT

Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. All Analog Devices products contained herein are subject to release and availability.

**TABLE OF CONTENTS**

Features.....	1	Switching Characteristics.....	11
Applications.....	1	Circuit Description.....	12
Functional Block Diagram.....	1	Electrical Isolation.....	12
General Description.....	1	Truth Tables.....	13
Specifications.....	3	Thermal Shutdown.....	13
Electrical Specifications.....	3	True Fail-Safe Receiver Inputs.....	13
Timing Specifications.....	4	Magnetic Field Immunity.....	13
Insulation Specifications.....	4	Applications Information.....	15
Regulatory Information.....	5	Printed Circuit Board (PCB) Layout.....	15
Absolute Maximum Ratings.....	6	Isolated Power Supply Circuit.....	15
ESD Caution.....	6	Outline Dimensions.....	16
Pin Configuration and Function Descriptions.....	7	Ordering Guide.....	16
Typical Performance Characteristics.....	8	Evaluation Boards.....	16
Test Circuits.....	10		

**REVISION HISTORY****9/2025—Rev. C to Rev. D**

Changes to Features Section.....	1
Changes to Specifications Section.....	3
Added Electrical Specifications Section.....	3
Moved Table 1 .....	3
Changes to Input Capacitance Parameter, Table 1.....	3
Deleted Package Characteristics Section, Insulation and Safety Related Specifications Section, Table 3 and Table 5; Renumbered Sequentially.....	4
Changed DIN EN IEC 60747-17 (VDE 0884-17) Insulation Characteristics Section to Insulation Specifications Section.....	4
Changes to Insulation Specifications Section and Table 3.....	4
Moved Figure 2; Renumbered Sequentially.....	5
Changes to Figure 2.....	5
Moved Regulatory Information Section and Table 4.....	5
Changes to Regulatory Information Section and Table 4.....	5

**10/2024—Rev. B to Rev. C**

Changes to Features Section.....	1
Changes to Regulatory Information Section and Table 4.....	5
Changes to Table 5.....	5
Changed VDE 0884 Insulation Characteristics Section to DIN EN IEC 60747-17 (VDE 0884-17) Insulation Characteristics Section.....	5
Changes to Table 6.....	5

## SPECIFICATIONS

## ELECTRICAL SPECIFICATIONS

$3.0\text{ V} \leq V_{DD1} \leq 5.5\text{ V}$ ,  $4.75\text{ V} \leq V_{DD2} \leq 5.25\text{ V}$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.

Table 1. Electrical Characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
<b>DRIVER</b>						
Differential Outputs						
Differential Output Voltage				5	V	$R_L = \infty$ , see Figure 16
	$V_{OD}$	2.0		5	V	$R_L = 50\ \Omega$ (RS-422), see Figure 16
	$V_{OD}$	1.5		5	V	$R_L = 27\ \Omega$ (RS-485), see Figure 16
	$V_{OD3}$	1.5		5	V	$V_{TEST} = -7\text{ V}$ to $+12\text{ V}$ , $V_{DD1} \geq 4.75$ , see Figure 17
$\Delta  V_{OD} $ for Complementary Output States				0.2	V	$R_L = 27\ \Omega$ or $50\ \Omega$ , see Figure 16
Common-Mode Output Voltage	$V_{OC}$			3	V	$R_L = 27\ \Omega$ or $50\ \Omega$ , see Figure 16
$\Delta  V_{OC} $ for Complementary Output States				0.2	V	$R_L = 27\ \Omega$ or $50\ \Omega$ , see Figure 16
Output Short-Circuit Current,	$I_{SC}$					
$V_{OUT} = \text{High}$		-250		+250	mA	$-7\text{ V} \leq V_{OUT} \leq +12\text{ V}$
$V_{OUT} = \text{Low}$		-250		+250	mA	$-7\text{ V} \leq V_{OUT} \leq +12\text{ V}$
Logic Inputs						
Input High Voltage	$V_{IH}$	$0.7 V_{DD1}$			V	TxD, DE, $\overline{RE}$
Input Low Voltage	$V_{IL}$			$0.25 V_{DD1}$	V	TxD, DE, $\overline{RE}$
CMOS Logic Input Current (TxD, DE, $\overline{RE}$ )	$I_I$	-10	+0.01	+10	$\mu\text{A}$	TxD, DE, $\overline{RE} = V_{DD1}$ or 0 V
Input Capacitance	$C_{IN}$		4.0		pF	Pin capacitance
<b>RECEIVER</b>						
Differential Inputs						
Differential Input Threshold Voltage	$V_{TH}$	-200	-125	-30	mV	$-7\text{ V} \leq V_{CM} \leq +12\text{ V}$
Input Hysteresis	$V_{HYS}$		20		mV	$-7\text{ V} \leq V_{CM} \leq +12\text{ V}$
Input Resistance (A, B)		96	150		k $\Omega$	$-7\text{ V} \leq V_{CM} \leq +12\text{ V}$
Input Current (A, B)				0.125	mA	$V_{IN} = 12\text{ V}$
				-0.1	mA	$V_{IN} = -7\text{ V}$
RxD Logic Output						
Output High Voltage	$V_{OH}$	$V_{DD1} - 0.1$			V	$I_{OUT} = 20\ \mu\text{A}$ , $V_A - V_B = 0.2\text{ V}$
		$V_{DD1} - 0.4$	$V_{DD1} - 0.2$		V	$I_{OUT} = 4\text{ mA}$ , $V_A - V_B = 0.2\text{ V}$
Output Low Voltage	$V_{OL}$			0.1	V	$I_{OUT} = -20\ \mu\text{A}$ , $V_A - V_B = -0.2\text{ V}$
				0.4	V	$I_{OUT} = -4\text{ mA}$ , $V_A - V_B = -0.2\text{ V}$
Output Short-Circuit Current	$I_{SC}$	7		85	mA	$V_{OUT} = \text{GND}$ or $V_{CC}$
Three-State Output Leakage Current				$\pm 1$	$\mu\text{A}$	$0.4\text{ V} \leq V_{OUT} \leq 2.4\text{ V}$
<b>POWER SUPPLY CURRENT</b>						
Logic Side	$I_{DD1}$			2.5	mA	$4.5\text{ V} \leq V_{DD1} \leq 5.5\text{ V}$ , outputs unloaded, $\overline{RE} = 0\text{ V}$
				1.3	mA	$3.0\text{ V} \leq V_{DD1} \leq 3.6\text{ V}$ , outputs unloaded, $\overline{RE} = 0\text{ V}$
Bus Side	$I_{DD2}$			2.0	mA	Outputs unloaded, $DE = 5\text{ V}$
				1.7	mA	Outputs unloaded, $DE = 0\text{ V}$
COMMON-MODE TRANSIENT IMMUNITY <sup>1</sup>	$V_{CM}$	25			kV/ $\mu\text{s}$	TxD = $V_{DD1}$ or 0 V, $V_{CM} = 1\text{ kV}$ , transient magnitude = 800 V

<sup>1</sup> Common-mode transient immunity is the maximum common-mode voltage slew rate that can be sustained while maintaining specification-compliant operation.  $V_{CM}$  is the common-mode potential difference between the logic and bus sides. The transient magnitude is the range over which the common mode is slewed. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

## SPECIFICATIONS

## TIMING SPECIFICATIONS

$3.0\text{ V} \leq V_{DD1} \leq 5.5\text{ V}$ ,  $4.75\text{ V} \leq V_{DD2} \leq 5.25\text{ V}$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.

Table 2. Timing Characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
<b>DRIVER</b>						
Maximum Data Rate		500			kbps	
Propagation Delay	$t_{PLH}$ , $t_{PHL}$	250		620	ns	$R_L = 54\ \Omega$ , $C_{L1} = C_{L2} = 100\text{ pF}$ , see Figure 18 and Figure 22
Skew	$t_{SKEW}$			40	ns	$R_L = 54\ \Omega$ , $C_{L1} = C_{L2} = 100\text{ pF}$ , see Figure 18 and Figure 22
Rise/Fall Time	$t_R$ , $t_F$	200		600	ns	$R_L = 54\ \Omega$ , $C_{L1} = C_{L2} = 100\text{ pF}$ , see Figure 18 and Figure 22
Enable Time				1050	ns	$R_L = 500\ \Omega$ , $C_L = 100\text{ pF}$ , see Figure 19 and Figure 24
Disable Time				1050	ns	$R_L = 500\ \Omega$ , $C_L = 15\text{ pF}$ , see Figure 19 and Figure 24
<b>RECEIVER</b>						
Propagation Delay	$t_{PLH}$ , $t_{PHL}$	400		1050	ns	$C_L = 15\text{ pF}$ , see Figure 20 and Figure 23
Differential Skew	$t_{SKEW}$			250	ns	$C_L = 15\text{ pF}$ , see Figure 20 and Figure 23
Enable Time			25	70	ns	$R_L = 1\text{ k}\Omega$ , $C_L = 15\text{ pF}$ , see Figure 21 and Figure 25
Disable Time			40	70	ns	$R_L = 1\text{ k}\Omega$ , $C_L = 15\text{ pF}$ , see Figure 21 and Figure 25

## INSULATION SPECIFICATIONS

The ADM2481 is suitable for "safe electrical insulation" only within the safety limiting ratings. Compliance with the safety limiting ratings shall be ensured by means of suitable protective circuits. The asterisk (\*) marking on the package denotes DIN EN IEC 60747-17 (VDE 0884-17) approval.

Table 3. ADM2481 16-Lead Wide-body SOIC [SOIC\_W] (RW-16) Insulation Characteristics

Parameter	Symbol	Value	Unit	Test Conditions/Comments
<b>GENERAL</b>				
Minimum External Clearance Distance	CLR	7.8	mm	Measured from input terminals to output terminals, shortest distance through air per IEC 60664-1
Minimum External Creepage Distance	CRP	7.8	mm	Measured from input terminals to output terminals, shortest distance along body per IEC 60664-1
Distance Through Insulation	DTI	18	$\mu\text{m}$	Minimum internal
Comparative Tracking Index	CTI	>400	V	Per IEC 60112
Material Group		II		Per IEC 60664-1
Overvoltage Category per IEC 60664-1		I to IV		Rated mains voltage $\leq 150\text{ V rms}$
		I to III		Rated mains voltage $\leq 300\text{ V rms}$
		I to II		Rated mains voltage $\leq 400\text{ V rms}$
<b>SAFETY LIMITING VALUES</b>				
Maximum Ambient Safety Temperature	$T_S$	150	$^{\circ}\text{C}$	
Maximum Junction Temperature, Safety	$T_{JMAX,S}$	150	$^{\circ}\text{C}$	Maximum junction temperature for isolation barrier safety
Maximum Total Power Dissipation	$P_{TOT}$	1.92	W	$T_A \leq 25^{\circ}\text{C}$ , $P_{TOT} = P_{SI} = P_{SO}$
Derating Above Ambient ( $T_A$ )		15.4	$\text{mW}/^{\circ}\text{C}$	$T_A > 25^{\circ}\text{C}$ , see Figure 2
Junction-to-Air Thermal Impedance	$\theta_{JA}$	65	$^{\circ}\text{C}/\text{W}$	
<b>IEC 60747-17 (REINFORCED INSULATION)</b>				
Maximum Repetitive Peak Isolation Voltage	$V_{IORM}$	656	V peak	
Maximum Isolation Working Voltage	$V_{IOWM}$	464	V rms	AC voltage, end of life test, $f = 60\text{ Hz}$
		656	V peak	DC voltage
Maximum Transient Isolation Voltage	$V_{IOTM}$	6000	V peak	$V_{TEST} = 1.2 \times V_{IOTM}$ , $t = 1\text{ s}$ (100% production)
Maximum Impulse Voltage	$V_{IMP}$	6000	V peak	Surge voltage in air, waveform per IEC 61000-4-5
Maximum Surge Isolation Voltage	$V_{IOSM}$	10000	V peak	$V_{TEST} \geq 1.3 \times V_{IMP}$ minimum 10 kV (type test), tested in oil, waveform per IEC 61000-4-5

## SPECIFICATIONS

Table 3. ADM2481 16-Lead Wide-body SOIC [SOIC\_W] (RW-16) Insulation Characteristics (Continued)

Parameter	Symbol	Value	Unit	Test Conditions/Comments
Apparent Charge	$q_{pd}$	$\leq 5$	pC	Method a (sample test), $V_{ini} = V_{IOTM}$ , $t_{ini} = 60$ s, $V_{pd(m)} = 1.6 \times V_{IORM}$ , $t_m = 10$ s Method b1 (100% production), $V_{ini} = 1.2 \times V_{IOTM}$ , $t_{ini} = 1$ s, $V_{pd(m)} = 1.875 \times V_{IORM}$ , $t_m = 1$ s
Resistance (Input to Output) <sup>1</sup>	$R_{IO}$	$> 10^{12}$	$\Omega$	$T_A = 25^\circ\text{C}$ , $V_{TEST} = 500$ V dc, $t = 60$ s
	$R_{IO\_S}$	$> 10^9$	$\Omega$	$T_A = T_S$ , $V_{TEST} = 500$ V dc, $t = 60$ s
Capacitance (Input to Output) <sup>1</sup>	$C_{IO}$	3	pF	$f_{TEST} = 1$ MHz
Climatic Category		40/85/21		
Pollution Degree		2		Per IEC 60664-1
UL 1577				
Maximum Withstanding Isolation Voltage	$V_{ISO}$	2500	V rms	$V_{TEST} = 1.2 \times V_{ISO}$ , $t = 1$ s (100% production)

<sup>1</sup> Device measured as a 2-terminal device with Pin 1 to Pin 4 connected and Pin 5 to Pin 8 connected.




Figure 2. Thermal Derating Curve for 16-Lead Wide-body SOIC [SOIC\_W] (RW-16), Dependence of Safety Limiting Power with Ambient Temperature per IEC 60747-17

## REGULATORY INFORMATION

The ADM2481 has been approved by the organizations listed in Table 4. Copies of the relevant certificates are available at [Safety and Regulatory Certifications for Digital Isolation](#).

Table 4. ADM2481 16-Lead Wide-Body SOIC [SOIC\_W] (RW-16) Package Certifications

Regulatory Agency	Standard Certification/Approval	File or Certificate
UL	UL 1577 component recognition program Single protection, 2500 V rms isolation voltage	File E214100
VDE	DIN EN IEC 60747-17 (VDE 0884-17) Reinforced insulation, 656 V peak	Certificate 40011599
CSA	CSA/EN/IEC 62368-1 Basic insulation at 780 V rms Reinforced insulation at 390 V rms CSA/IEC 60601-1 1 MOPP at 490 V rms 2 MOPP at 50 V rms CSA/IEC 61010-1 Basic insulation at 600 V rms Reinforced insulation at 300 V rms	File (pending)

## ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$ , unless otherwise noted. All voltages are relative to their respective ground.

Table 5.

Parameter	Rating
$V_{DD1}$	-0.5 V to +7 V
$V_{DD2}$	-0.5 V to +6 V
Digital Input Voltage (DE, $\overline{\text{RE}}$ , TxD)	-0.5 V to $V_{DD1} + 0.5 \text{ V}$
Digital Output Voltage (RxD)	-0.5 V to $V_{DD1} + 0.5 \text{ V}$
Driver Output/Receiver Input Voltage	-9 V to +14 V
ESD Rating: Contact	
Human Body Model (A, B Pins)	$\pm 2 \text{ kV}$
Operating Temperature Range	$-40^\circ\text{C}$ to $+85^\circ\text{C}$
Storage Temperature Range	$-55^\circ\text{C}$ to $+150^\circ\text{C}$
Average Output Current per Pin	-35 mA to +35 mA
$\theta_{JA}$ Thermal Impedance	$65^\circ\text{C/W}$
Lead Temperature	
Soldering (10 sec)	$260^\circ\text{C}$
Vapor Phase (60 sec)	$215^\circ\text{C}$
Infrared (15 sec)	$220^\circ\text{C}$

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 3. Pin Configuration

Table 6. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V <sub>DD1</sub>	Power Supply (Logic Side).
2, 7, 8	GND <sub>1</sub>	Ground (Logic Side).
3	RxD	Receiver Output Data. When enabled, if (A - B) ≥ -30 mV, then RxD = high; if (A - B) ≤ -200 mV, then RxD = low. This is a tristate output when the receiver is disabled, that is, when $\overline{RE}$ is driven high.
4	$\overline{RE}$	Receiver Enable Input. This is an active-low input. Driving this input low enables the receiver, and driving it high disables the receiver.
5	DE	Driver Enable Input. Driving the input high enables the driver, and driving it low disables the driver.
6	TxD	Transmit Data Input. Data to be transmitted by the driver is applied to this input.
9, 10, 15	GND <sub>2</sub>	Ground (Bus Side).
11, 14	NC	No Connect.
12	A	Noninverting Driver Output/Receiver Input. When the driver is disabled, or when V <sub>DD1</sub> or V <sub>DD2</sub> is powered down, Pin A is put into a high impedance state to avoid overloading the bus.
13	B	Inverting Driver Output/Receiver Input. When the driver is disabled, or when V <sub>DD1</sub> or V <sub>DD2</sub> is powered down, Pin B is put into a high impedance state to avoid overloading the bus.
16	V <sub>DD2</sub>	Power Supply (Bus Side).

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. Unloaded Supply Current vs. Temperature



Figure 7. Receiver Output Low Voltage vs. Temperature,  $I_{OUT} = -4$  mA

Figure 5. Output Current vs. Driver Output Low Voltage



Figure 8. Receiver Output High Voltage vs. Temperature,  $I_{OUT} = 4$  mA

Figure 6. Output Current vs. Driver Output High Voltage




Figure 9. Driver Output Current vs. Differential Output Voltage



## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 10. Driver Propagation Delay vs. Temperature




Figure 11. Receiver Propagation Delay vs. Temperature




Figure 12. Driver/Receiver Propagation Delay, High to Low




Figure 13. Driver/Receiver Propagation Delay, Low to High




Figure 14. Output Current vs. Receiver Output Low Voltage




Figure 15. Output Current vs. Receiver Output High Voltage

## TEST CIRCUITS




Figure 16. Driver Voltage Measurement




Figure 17. Driver Voltage Measurement over Common-Mode Range




Figure 18. Driver Propagation Delay




Figure 19. Driver Enable/Disable




Figure 20. Receiver Propagation Delay






Figure 21. Receiver Enable/Disable


## SWITCHING CHARACTERISTICS




**Figure 22. Driver Propagation Delay, Rise/Fall Timing**



**Figure 23. Receiver Propagation Delay**



**Figure 24. Driver Enable/Disable Timing**



**Figure 25. Receiver Enable/Disable Timing**

## CIRCUIT DESCRIPTION

## ELECTRICAL ISOLATION

In the ADM2481, electrical isolation is implemented on the logic side of the interface. Therefore, the part has two main sections: a digital isolation section and a transceiver section (see Figure 26). Driver input and data enable signals, applied to the TxD and DE pins, respectively, and referenced to logic ground ( $GND_1$ ), are coupled across an isolation barrier to appear at the transceiver section referenced to isolated ground ( $GND_2$ ). Similarly, the receiver output, referenced to isolated ground in the transceiver section, is coupled across the isolation barrier to appear at the RxD pin referenced to logic ground ( $GND_1$ ).

*i*Coupler Technology

The digital signals are transmitted across the isolation barrier using *i*Coupler technology. This technique uses chip scale transformer windings to couple the digital signals magnetically from one side of the barrier to the other. Digital inputs are encoded into waveforms that are capable of exciting the primary transformer winding. At the secondary winding, the induced waveforms are then decoded into the binary value that was originally transmitted.




Figure 26. Digital Isolation and Transceiver Sections

## CIRCUIT DESCRIPTION

## TRUTH TABLES

The following truth tables use the abbreviations shown in Table 7.

Table 7.

Letter	Description
H	High level
L	Low level
X	Don't care
Z	High impedance (off)
NC	Disconnected

Table 8. Transmitting

Supply Status		Inputs		Outputs	
V <sub>DD1</sub>	V <sub>DD2</sub>	DE	TxD	A	B
On	On	H	H	H	L
On	On	H	L	L	H
On	On	L	X	Z	Z
On	Off	X	X	Z	Z
Off	On	L	L	Z	Z
Off	Off	X	X	Z	Z

Table 9. Receiving

Supply Status		Inputs		Outputs
V <sub>DD1</sub>	V <sub>DD2</sub>	A - B (V)	RE	RxD
On	On	>-0.03	L or NC	H
On	On	<-0.2	L or NC	L
On	On	-0.2 < A - B < -0.03	L or NC	Indeterminate
On	On	Inputs open	L or NC	H
On	On	X	H	Z
On	Off	X	L or NC	H
Off	Off	X	L or NC	L

## THERMAL SHUTDOWN

The ADM2481 contains thermal shutdown circuitry that protects the part from excessive power dissipation during fault conditions. Shorting the driver outputs to a low impedance source can result in high driver currents. The thermal sensing circuitry detects the increase in die temperature under this condition and disables the driver outputs. This circuitry is designed to disable the driver outputs when a die temperature of 150°C is reached. As the device cools, the drivers are re-enabled at a temperature of 140°C.

## TRUE FAIL-SAFE RECEIVER INPUTS

The receiver inputs have a true fail-safe feature that ensures that the receiver output is high when the inputs are open or shorted. During line-idle conditions, when no driver on the bus is enabled, the voltage across a terminating resistance at the receiver input decays to 0 V. With traditional transceivers, receiver input thresholds specified between -200 mV and +200 mV mean that external bias resistors are required on the A and B pins to ensure that the receiver outputs are in a known state. The true fail-safe receiver input feature eliminates the need for bias resistors by specifying

the receiver input threshold between -30 mV and -200 mV.

The guaranteed negative threshold means that when the voltage between A and B decays to 0 V, the receiver output is guaranteed to be high.

## MAGNETIC FIELD IMMUNITY

Because iCouplers use a coreless technology, no magnetic components are present, and the problem of magnetic saturation of the core material does not exist. Therefore, iCouplers have essentially infinite dc field immunity. The analysis that follows defines the conditions under which this might occur. The 3 V operating condition of the ADM2481 is examined because it represents the most susceptible mode of operation.

The limitation on the ac magnetic field immunity of the iCoupler is set by the condition in which the induced error voltage in the receiving coil (the bottom coil in this case) is made sufficiently large, either to falsely set or reset the decoder. The voltage induced across the bottom coil is given by

$$V = \left( \frac{-d\beta}{dt} \right) \sum \pi r_n^2; \quad n = 1, 2, \dots, N \quad (1)$$

where, if the pulses at the transformer output are greater than 1.0 V in amplitude:

$\beta$  is the magnetic flux density (gauss).

$N$  is the number of turns in receiving coil.

$r_n$  is the radius of nth turn in receiving coil (cm).

The decoder has a sensing threshold of about 0.5 V; therefore, there is a 0.5 V margin in which induced voltages can be tolerated.

Given the geometry of the receiving coil and an imposed requirement that the induced voltage is, at most, 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated, as shown in Figure 27.




Figure 27. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurs during a transmitted pulse and is the worst-case polarity,

## CIRCUIT DESCRIPTION

it reduces the received pulse from  $>1.0$  V to 0.75 V. This is well above the 0.5 V sensing threshold of the decoder.

These magnetic flux density values are shown in Figure 28, using more familiar quantities such as maximum allowable current flow, at given distances away from the ADM2481 transformers.

At combinations of strong magnetic field and high frequency, any loops formed by printed circuit board traces could induce large enough error voltages to trigger the thresholds of succeeding circuitry. To avoid this possibility, take care in the layout of such traces.




Figure 28. Maximum Allowable Current for Various Current-to-ADM2481 Spacings

## APPLICATIONS INFORMATION

## PRINTED CIRCUIT BOARD (PCB) LAYOUT

The ADM2481 signal isolated RS-485 transceiver requires no external interface circuitry for the logic interfaces. Power supply bypassing is required at the input and output supply pins (see [Figure 29](#)).

Bypass capacitors are most conveniently connected between Pin 1 and Pin 2 for  $V_{DD1}$  and between Pin 15 and Pin 16 for  $V_{DD2}$ . The capacitor value must be between 0.01  $\mu\text{F}$  and 0.1  $\mu\text{F}$ . The total lead length between both ends of the capacitor and the input power supply pin must not exceed 20 mm.




Figure 29. Recommended Printed Circuit Board Layout

In applications involving high common-mode transients, take care to ensure that board coupling across the isolation barrier is minimized. Furthermore, the board layout must be designed such that any coupling that does occur equally affects all pins on a given component side.

Failure to ensure this can cause voltage differentials between pins that exceed the absolute maximum ratings of the device, thereby leading to latch-up or permanent damage.

## ISOLATED POWER SUPPLY CIRCUIT

The ADM2481 requires isolated power capable of 5 V at 100 mA to be supplied between the  $V_{DD2}$  and  $\text{GND}_2$  pins. If no suitable integrated power supply is available, a discrete circuit, such as the one in [Figure 30](#), can be used. A center-tapped transformer provides electrical isolation. The primary winding is excited with a pair of square waveforms that are 180° out of phase with each other. A pair of Schottky diodes and a smoothing capacitor are used to create a rectified signal from the secondary winding. The [ADP3330](#) linear voltage regulator provides a regulated power supply to the bus-side circuitry of the ADM2481.




Figure 30. Isolated Power Supply Circuit

## OUTLINE DIMENSIONS

Package Drawing (Option)	Package Type	Package Description
<a href="#">RW-16</a>	SOIC_W	16-Lead Standard Small Outline Package Wide Body

For the latest package outline information and land patterns (footprints), go to [Package Index](#).

## ORDERING GUIDE

Model <sup>1</sup>	Data Rate (kbps)	Temperature Range	Package Description	Packing Quantity	Package Option
ADM2481BRWZ	500	-40°C to +85°C	16-Lead, Wide Body SOIC_W	Tube, 47	RW-16
ADM2481BRWZ-RL7	500	-40°C to +85°C	16-Lead, Wide Body SOIC_W	Reel, 400	RW-16

<sup>1</sup> Z = RoHS Compliant Part.

## EVALUATION BOARDS

Model <sup>1</sup>	Package Description
EVAL-ADM2481EBZ	ADM2481 Evaluation Board

<sup>1</sup> Z = RoHS Compliant Part.